Celebrity Inventors
Actor Zeppo Marx patented a "Cardiac Pulse Rate Monitor" in 1969.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 4410955 | Method and apparatus for digital shaping of a digital data stream Digital method and apparatus for generation of a digital data stream with the bit transitions shaped to reduce splatter, and minimize droop and overshoot in a radio communications system utilizing digital coded squelch. A codeword digital data stream, in ... | 10/18/1983 |
| 4411006 | Digital bit rate synchronizer for digital echo cancellers and similar signal processing devices In a digital echo canceller using an impulse response filter, an interpolating and synchronizing circuit is used to couple the received digital signals from the four-wire circuit to the input of the filter. The interpolation and synchronization circuit ge... | 10/18/1983 |
| 4398155 | Multiple clock switching circuit A circuit for switching between multiple asynchronous clocks is provided. A synchronizer comprising D-type flip-flops, which are controlled by a clock change signal, are provided for each control signal being switched. Output signals provided by the synch... | 08/09/1983 |
| 4397030 | Digital communication system A digital subscriber terminal equipment is connected to the line circuit at a local exchange via a conventional subscriber line but permits simultaneous transmission of speech and data (e.g., viewdata). The terminal equipment and the line circuit each con... | 08/02/1983 |
| 4375102 | Digital code word detection A method by which code words in a digital bit stream can be detected in a reliable manner without word synchronization, in an environment where the bit error rate is high. The bit stream is divided into data blocks having a number of bits equal to the num... | 02/22/1983 |
| 4371962 | Circuit arrangement for compensating phase differences of non-synchronous clock pulse rates of a telecommunication system A pulse coded time division multiplex (PCM) telecommunication system has two non-synchronous clock pulse trains for controlling information transfer and switching operations, respectively. In a circuit arrangement for compensating phase differences result... | 02/01/1983 |
| 4368987 | Conjugate-phase, remote-clock synchronizer A method for synchronizing a master clock and a remote slave clock which nominally has the same pulse frequency but may be out of time-phase comprising transmitting a master pulse to the slave, measuring the time delay, Ɗ͌, between the received pulse an... | 01/18/1983 |
| 4366573 | Method for synchronizing code machines which are operated within the framework of a block transmission network A method for synchronizing code machines, operated within a block network, provides that a connection completion block be transmitted and a connection confirmation block be received and stored by a code machine, after which the code machines are phased in... | 12/28/1982 |
| 4362997 | Quadriphase differential demodulator A method and apparatus for synchronizing a digital data demodulator to a received phase modulation carrier signal in which the carrier signal is phase shifted during each modulation period of the carrier to represent one of four pairs of binary bits or di... | 12/07/1982 |
| 4352181 | Device for synchronising multiplex lines in a time-division exchange A device for synchronizing multiplex lines in a time-division exchange comprising an input register, local and distant counters, a memory with a capacity of two frames, a frame alignment word detector, a write time select circuit, a decision circuit provi... | 09/28/1982 |
| 4345325 | Message-interchange circuitry for microprocessors linked by synchronous communication network A microprocessor associated with a PCM telecommunication network dialogues with remote data-handling components such as other microprocessors through message-interchange circuitry which includes a read/write memory having storage areas individually alloca... | 08/17/1982 |
| 4328588 | Synchronization system for digital data A digital signal synchronization system including a digital signal source for supplying an input digital signal, and a plurality of substantially identical integrating circuits, each connected to the digital signal source for integrating the signal for a ... | 05/04/1982 |
| 4328578 | Digital receiver/transceiver synchronization pulse detector for a multiplexing system A radio transceiver is disclosed having manual controls on a microphone and the remainder of the circuitry located in a main chassis. The microphone and chassis are connected by means of a multiconductor cable, and time sharing multiplexing techniques are... | 05/04/1982 |
| 4327438 | Receiving circuit in an interference-suppressing communications system comprising narrow-band conventional message modulation and additional pseudo-noise phase shift keying A receiving circuit for an interference-suppressing communications system having a narrow-band conventional message modulation and additional pseudo-noise phase shift keying (PN-PSK), has a pseudo-random generator whose pseudo-random sequence is identical... | 04/27/1982 |
| 4324001 | Synchronizer for MSK burst communications A synchronization preamble for each TDMA burst consists of an alternating sequence of the two MSK tones on every other MSK bit interval. Such a preamble does not exhibit random polarity reversals at the two MSK frequencies as occurs during the message bur... | 04/06/1982 |
| 4322576 | Message format for secure communication over data links Communication over data links using binary synchronous protocol that is to be made secure according to the Federal data encryption standard (DES) is enhanced by utilizing an encrypted message format wherein the initialization vector for the DES algorithm ... | 03/30/1982 |
| 4312075 | Timing-phase recovery circuit A timing-phase recovery circuit, which is suitably mounted on a digital LSI, includes a timing phase recovery circuit. The timing-phase recovery circuit includes a first circuit for extracting a digital timing signal from a received input analogue signal,... | 01/19/1982 |
| 4298987 | Memory-based frame synchronizer The memory-based frame synchronizer comprises a serial-to-parallel converter which converts a serial input data stream to a constantly changing parallel data output. This parallel data output is supplied to programmable sync word recognizers each consisti... | 11/03/1981 |
| 4295222 | Arrangement for restituting the clock for a receiver of data transmitted by phase modulation of a carrier This arrangement for restituting the clock is used to sample the demodulated signals formed by demodulation of the received signal by means of the signals which are in phase with and shifted through 90° relative to a local carrier. The arrangement accord... | 10/13/1981 |
| 4277779 | Time code generator A time code generator for generating a time-coded pulse sequence comprising a digital clock for generating time information in a BCD code, six BCD-to-decimal coder stages each coupled to a corresponding output terminal of the digital clock and six binary ... | 07/07/1981 |
| 4249252 | Timing frequency recovery A method and apparatus for recovering the timing frequency in a modulated data signal receiver containing a timing frequency generator, by demodulating a received signal with the aid of carriers which are shifted by 90° in phase relative to one another t... | 02/03/1981 |
| 4211891 | Method for setting code text generators in ciphering devices In a procedure in which data is ciphered at a transmitter by being linked with key data generated by a code text generator and is deciphered at a receiver by appropriate linkage of the ciphered data with the same key data generated by an identical code te... | 07/08/1980 |
| 4209662 | Circuit arrangement for scanning the character elements of characters at arbitrarily determinable points, in particular for the correction of teletypewriter characters A circuit arrangement for scanning the character elements of characters, respectively occurring within a prescribed duration, at arbitrarily determinable points, in particular for the correction of teletypewriter characters by means of scanning the indivi... | 06/24/1980 |
| 4197424 | Standard time signal generator immune to noise induced false locking A standard time signal generator generates a standard time signal based on Second signals included in a standard wave broadcast by a transmitting station such as JJY in Japan. A pulse train of the standard wave received through a receiver is selected acco... | 04/08/1980 |
| 4191849 | Data synchronization circuit A data synchronization circuit for use in an automatic identification of outward dialing system (AIOD). The present invention automatically synchronizes streams of binary data sent as lengthy messages between a private automatic branch exchange (PABX) and... | 03/04/1980 |
| 4180705 | Arrangement for the automatic resynchronization of a data transmission receiver A resynchronization arrangement for a data receiver having an auto-adaptive equalizer and a demodulator which utilizes a local carrier phaselocked on the received carrier by means of a control loop comprising an integrating circuit. Starting from a signal... | 12/25/1979 |
| 4171513 | Secure communications system A privacy communication system is herein disclosed comprising apparatus for digitizing information to be transmitted, apparatus for logically adding a selected pseudo-random digital code to the digitized information, apparatus for removing the pseudo-rand... | 10/16/1979 |
| 4158105 | Clock extraction device for double-binary phase-shift keying system A circuit for extracting a clock signal from a double-binary phase-shift keying system is disclosed. The carrier wave form is regenerated at the receiver from the phase-shift keyed (PSK) signal input. The regenerated carrier wave is frequency doubled and ... | 06/12/1979 |
| 4128201 | Synchronizing means Synchronizing means is provided for synchronizing with a periodically repeating reference signal the change of level of an input signal which is capable of assuming either one of a first and second level. A bistable device is enabled periodically by the r... | 12/05/1978 |
| 4078153 | Clock signal and auxiliary signal transmission system The transmission system enables clock signals and auxiliary signals to be transmitted over a single channel, thereby avoiding the necessity of providing an independent auxiliary signal channel. This is accomplished by shifting in time the rising edges of ... | 03/07/1978 |
| 4007441 | Method of data communications in a heterogenous environment A method of data communications for use in systems employing serial transmission techniques in a ring or loop configuration. Access to the communication network is via a communications processor and a interface unit termed a node. The communications proce... | 02/08/1977 |
| 4006314 | Digital interface for resynchronizing digital signals An elastic interface is disclosed for two communicating digital carrier systems autonomously synchronized to disparate time bases independent of each other in frequency and phase. The interface includes two arrangements, one for each direction of transmis... | 02/01/1977 |
| 4005266 | Method and apparatus for synchronizing master and local time base systems A plurality of widely separated local time base systems are synchronized with a master time base system by means of digitally encoded radio signals. All of the time base systems comprise oscillator driven digital clocks which produce a cyclically recurrin... | 01/25/1977 |
