Wearable Device For Feeding and Observing Birds and Other Flying Animals
A device for feeding and observing flying animals comprising a hat, a support mounted on the hat and extending outward from the hat, and a feeder mounted on the support.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8189384 | System and method to control one time programmable memory A device includes a one-time-programmable memory including multiple random accessible input/output pins. Each random accessible I/O pin corresponds to a unique memory address in the one-time-programmable memory. The device also includes a multiplexing circuit with m... | 05/29/2012 |
| 8111551 | Nonvolatile semiconductor memory device having protection function for each memory block A nonvolatile semiconductor memory device includes a memory cell array constituted by a plurality of memory blocks, an interface, a write circuit, and a read circuit. A protect flag is written in the memory block. The readout protect flag can be output to an externa... | 02/07/2012 |
| 7952925 | Nonvolatile semiconductor memory device having protection function for each memory block A nonvolatile semiconductor memory device includes a memory cell array constituted by a plurality of memory blocks, an interface, a write circuit, and a read circuit. A protect flag is written in the memory block. The readout protect flag can be output to an externa... | 05/31/2011 |
| 7936603 | Purge operations for solid-state storage devices A storage system that comprises multiple solid-state storage devices includes a command set that enables a host system to initiate one or more types of purge operations. The supported purge operations may include an erase operation in which the storage devices are e... | 05/03/2011 |
| 7911839 | System and method to control one time programmable memory Systems and methods to control one time programmable (OTP) memory are disclosed. A method may include determining a functionality for a hardware capability bus in an integrated circuit. The method may also include storing data in a first register of the integrated c... | 03/22/2011 |
| 7898855 | Systems and methods for reducing unauthorized data recovery from solid-state storage devices A memory system comprising one or more memory devices is purged to prevent unauthorized access to data stored therein. A host system passes control of purge operations to the memory system. The purge operations are configured to erase data, write a pattern to memory... | 03/01/2011 |
| 7787296 | Nonvolatile semiconductor memory device having protection function for each memory block A nonvolatile semiconductor memory device includes a memory cell array constituted by a plurality of memory blocks, an interface, a write circuit, and a read circuit. A protect flag is written in the memory block. The readout protect flag can be output to an externa... | 08/31/2010 |
| 7778074 | System and method to control one time programmable memory Systems and methods to control one time programmable (OTP) memory are included. A method may include determining a functionality for a hardware capability bus in an integrated circuit. The method may also include storing data in a first register of the integrated ci... | 08/17/2010 |
| 7719890 | Data protection for write abort A portion of a nonvolatile memory array that is likely to contain, partially programmed data may be identified from a high sensitivity read, by applying stricter than usual ECC requirements, or using pointers to programmed sectors. The last programmed data may be tr... | 05/18/2010 |
| 7633799 | Method combining lower-endurance/performance and higher-endurance/performance information storage to support data processing An information storage arrangement that combines higher-endurance (or performance) storage with lower-endurance (or performance) storage is managed in a manner that makes judicious use of the lower-endurance (or performance) storage. It is therefore possible to expl... | 12/15/2009 |
| 7623378 | Selective programming of non-volatile memory facilitated by security fuses Methods and devices are disclosed herein to provide improved techniques for securing configuration data stored in non-volatile memories of programmable logic devices. For example, in accordance with an embodiment of the present invention, a programmable logic device... | 11/24/2009 |
| 7580281 | Flash memory device with write protection A flash memory device and a related method of write protecting data are disclosed. The flash memory device includes a protection controller having a latch circuit storing temporary protected/accessible data, a cell array storing persistent protected/accessible data,... | 08/25/2009 |
| 7558110 | IC module and cellular phone In a SIM card having a flash memory chip, a memory controller chip, and contact/contactless card interfaces, the memory controller chip has a function of executing user authentication of a host equipment, executes processing of data transmitted through the contactle... | 07/07/2009 |
| 7505316 | Data storage having function to protect stored data A data storage includes a part of functioning for, when data reading operation is carried out on a storage part storing data for a case where the data storage is handled in a predetermined manner, causing predetermined data different from target data to be read out ... | 03/17/2009 |
| 7502256 | Systems and methods for reducing unauthorized data recovery from solid-state storage devices A memory system comprising one or more memory devices is purged to prevent unauthorized access to data stored therein. A host system passes control of purge operations to the memory system. The purge operations are configured to erase data, write a pattern to memory... | 03/10/2009 |
| 7499321 | Semiconductor integrated circuit When a first reset signal is inputted, the reset control section outputs a second reset signal and an input/output control signal. The second reset signal is at a first logical level, and switches to a second logical level after a first period has passed. The input/... | 03/03/2009 |
| 7483297 | Nonvolatile memory card The present invention provides a nonvolatile memory card in which a program is added, modified, changed, or the like by selecting arbitrary firmware on a flash memory from a plurality of pieces of firmware on flash memories. In a memory card, in addition to a progra... | 01/27/2009 |
| 7477544 | Storage device Memory cell can stores a multi-valued value more than a binary value in a single storage cell by changing the amount of electric charge to be stored. Data logic stores storage data, each digit of which is binary as a binary value in each memory cell for each digit. ... | 01/13/2009 |
| 7463517 | Semiconductor integrated circuit and nonvolatile memory element A semiconductor integrated circuit device is provided on a semiconductor substrate, and includes a plurality of word lines, a plurality of data lines, and a plurality of electrically programmable and erasable non-volatile memory cells respectively coupled to the plu... | 12/09/2008 |
| 7460399 | Flash EEprom system A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Sele... | 12/02/2008 |
| 7444456 | SRAM bus architecture and interconnect to an FPGA An SRAM bus architecture includes pass-through interconnect conductors. Each of the pass-through interconnect conductors is connected to routing channels of the general interconnect architecture of the FPGA through an element which includes a pass transistor connect... | 10/28/2008 |
| 7436702 | Integrated circuit with a data memory protected against UV erasure A method protects against a global data erasure an integrated circuit comprising an electrically programmable data memory and a control unit to execute commands for reading or writing in the memory. The method includes the steps of providing, in the integrated circu... | 10/14/2008 |
| 7430136 | Purge operations for solid-state storage devices A storage system that comprises multiple solid-state storage devices includes a command set that enables a host system to initiate one or more types of purge operations. The supported purge operations may include an erase operation in which the storage devices are e... | 09/30/2008 |
| 7428167 | Semiconductor integrated circuit and nonvolatile memory element A semiconductor integrated circuit device is provided on a semiconductor substrate, and includes a plurality of word lines, a plurality of data lines, and a plurality of electrically programmable and erasable non-volatile memory cells respectively coupled to the plu... | 09/23/2008 |
| 7421534 | Data protection for non-volatile semiconductor memory using block protection flags Receiving a request for canceling setting, a control circuit erases data stored in a corresponding block, changes a value of a protection flag, and cancels protection setting. When an overall protection is set for any block, the control circuit prohibits access to a... | 09/02/2008 |
| 7411821 | Method and apparatus to protect nonvolatile memory from viruses An apparatus, system, method, and article for protecting nonvolatile memory from viruses are described. The apparatus may include a nonvolatile memory comprising one or more protected storage areas. The nonvolatile memory may be arranged to transform buffered inform... | 08/12/2008 |
| 7398554 | Secure lock mechanism based on a lock word One or more lock words in a non-volatile memory with write ability correspond to lockable features of a protected system including the memory. A lockable feature should be locked when the corresponding lock word has a value equal to one of a limited number of predet... | 07/08/2008 |
| 7379325 | Non-imprinting memory with high speed erase A memory cell includes a master cell storing first true/complement data and a slave cell storing second true/complement data. A first circuit associated with the slave cell is operable responsive to a first clock signal to copy first true/complement data from the ma... | 05/27/2008 |
| 7376010 | Nonvolatile semiconductor memory device having protection function for each memory block A nonvolatile semiconductor memory device includes a memory cell array constituted by a plurality of memory blocks, an interface, a write circuit, and a read circuit. A protect flag is written in the memory block. The readout protect flag can be output to an externa... | 05/20/2008 |
| 7376011 | Method and structure for efficient data verification operation for non-volatile memories An improved flash EEPROM memory-based storage subsystem includes one or more flash memory arrays, each with three data registers and a controller circuit. During a flash program operation, one data register is used to control the program operation, a second register... | 05/20/2008 |
| 7370810 | Semiconductor device and memory card having the same A semiconductor device includes a first circuit which operates in accordance with an internal clock, a second circuit which generates information of which an external apparatus is to be notified, an interface section which notifies the external apparatus of the info... | 05/13/2008 |
| 7366926 | On-chip supply regulators Integrated circuit chips with on-chip supply regulators with programmability and initialization. In one embodiment, an integrated circuit, includes: an initialization circuit to assert an initialization signal during powering up of the integrated circuit; a control ... | 04/29/2008 |
| 7363511 | Method for processing audiovisual information in an electronic device, a system, and an electronic device A method for processing audiovisual information in an electronic device comprises at least one control block for controlling the operation of the electronic device, and a memory. The audiovisual information is encrypted. The control block is provided with a protecte... | 04/22/2008 |
| 7360049 | Non-volatile semiconductor memory device having a password protection function In a nonvolatile semiconductor memory device according to the present invention, a password protection function is enabled or disabled based on a first specified value M and a second state specified value P such that when both of the first specified value M and the ... | 04/15/2008 |
| 7359251 | Non-volatile semiconductor memory device, erase method for same, and test method for same A non-volatile semiconductor memory device includes a memory cell array and an operation control circuit. The memory cell array includes a plurality of non-volatile memory cells that are electrically rewritable. The operation control circuit controls an operation of... | 04/15/2008 |
| 7359232 | Multi-context memory cell The multi-context memory cell comprises a first memory means for storing an item of data information and also a plurality of second memory means, it being possible for the data information stored in the first memory means to be saved in each second memory means. Mor... | 04/15/2008 |
| 7355878 | Programmable logic devices optionally convertible to one time programmable devices Programmable logic devices (PLDs) that can be repeatedly erased and reprogrammed, e.g., during the testing and/or design phases, and then converted to one-time programmable (OTP) devices on a permanent basis, and methods of converting a PLD to an OTP device. In some... | 04/08/2008 |
| 7353377 | Remotely providing basic input/output system to a client system In one embodiment, the present invention includes a method of initializing a system without a basic input/output system (BIOS) to vector to a memory dedicated to a network controller, requesting the BIOS from a remote source using code stored in the memory, and stor... | 04/01/2008 |
| 7353323 | Method, system, and computer-readable medium for updating memory devices in a computer system A method is provided for simultaneously updating the contents of multiple memory devices in a computer system. The contents of each of the memory devices are organized as a series of blocks. One of the memory devices is selected as a current device. A determination ... | 04/01/2008 |
| 7343462 | Method for using non-volatile memory and electronics device thereof A method for using non-volatile memory and an electronics device thereof is provided. The method includes the following steps. First, a non-volatile memory pre-loaded with a plurality of original data is provided. When updating the original data with new data, if fr... | 03/11/2008 |