A method of swing on a swing is disclosed, in which a user positioned on a standard swing suspended by two chains from a substantially horizontal tree branch induces side to side motion by pulling alternately on one chain and then the other.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6847366 | System and method utilizing multiple processes to render graphical data A system for rendering graphical data utilizes a plurality of graphics pipelines, a first process, and a second process. Each of the plurality of graphics pipelines is configured to render graphical data. The first process is configured to receive three-dimensional ... | 01/25/2005 |
| 6844879 | Drawing apparatus A drawing apparatus of the present invention includes: a display element on which images are displayed; and a plurality of loosely coupled drawing elements each of which executes drawing processing in parallel. At an update time predetermined for a display screen of... | 01/18/2005 |
| 6844880 | System, method and computer program product for an improved programmable vertex processing model with instruction set A system, method and computer program product are provided for branching during programmable processing in a computer graphics pipeline. Initially, data is received. Programmable operations are then performed on the data in order to generate output. Such operations ... | 01/18/2005 |
| 6833831 | Synchronizing data streams in a graphics processor A method and system for synchronizing data streams and transferring control of resources between two processes in a graphics processor is described. The method allows for completion of pending operations of a first process in a manner that ensures the first process ... | 12/21/2004 |
| 6831653 | Graphics pixel packing for improved fill rate performance A system and method for packing pixels together to provide a increased fill rate in a frame buffer hardware in the graphics system. The graphics system may be configured to receive and rasterize graphics data at a faster cycle rate than the system's frame buffer mem... | 12/14/2004 |
| 6825843 | Method and apparatus for loop and branch instructions in a programmable graphics pipeline A method and apparatus for executing loop and branch program instructions in a programmable graphics shader. The programmable graphics shader converts a sequence of instructions comprising a portion of a shader program and selects a first set of fragments to be proc... | 11/30/2004 |
| 6819321 | Method and apparatus for processing 2D operations in a tiled graphics architecture A method for processing 2D operations in a tiled graphics architecture is disclosed. A graphics controller processes both 3D primitives and 2D blit operations. The 3D primitives are sorted into bins using well-known techniques. When a 2D blit operation is to be proc... | 11/16/2004 |
| 6813706 | Data processing system and multiprocessor system The present invention provides an information processing system that can have the optimum number of FIFO stages dynamically at any given time so that the system makes it possible to omit analyzing of the number of FIFO stages from data characteristics so as to impro... | 11/02/2004 |
| 6812927 | System and method for avoiding depth clears using a stencil buffer A system and method are provided for reducing the number of depth clear operations in a hardware graphics pipeline. Initially, a frame count is stored into a frame buffer associated with the hardware graphics pipeline. The stored frame count is associated with a pix... | 11/02/2004 |
| 6809777 | Pixel calculating device A pixel calculating device for performing vertical filtering that includes 16 pixel processing units 1 to 16 and an input buffer group 22 storing 16 pieces of pixel data and filter coefficients. Each of the pixel processing units performs operations using the... | 10/26/2004 |
| 6809734 | Resource dedication system and method for a computer architecture for broadband networks A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a contro... | 10/26/2004 |
| 6809732 | Method and apparatus for generation of programmable shader configuration information from state-based control information and program instructions A graphics subsystem having a programmable shader controllable by both state-based control information, such as DirectX 8 control information, and program instructions, such as DirectX 9 shader program instructions. The programmable shader translates state-based con... | 10/26/2004 |
| 6806880 | System and method for efficiently controlling a graphics rendering pipeline A system and method for controlling graphics rendering pipelines. The pipeline is unstalled in response to a display interval complete signal which allows pipeline processing to proceed even at the beginning of a tolerance interval. A stall controller unstalls proce... | 10/19/2004 |
| 6803916 | Rasterization using two-dimensional tiles and alternating bins for improved rendering utilization A system and method for rasterizing and rendering graphics data is disclosed. Vertices may be grouped to form primitives such as triangles, which are rasterized using two-dimensional arrays of samples bins. Individual samples may be selected from the bins according ... | 10/12/2004 |
| 6801202 | Graphics system configured to parallel-process graphics data using multiple pipelines A method and computer graphics system capable of implementing multiple pipelines for the parallel processing of graphics data. For certain data, a requirement may exist that the data be processed in order. The graphics system may use a set of tokens to reliably swit... | 10/05/2004 |
| 6801203 | Efficient graphics pipeline with a pixel cache and data pre-fetching An efficient graphics pipeline with a pixel cache and data pre-fetching. By combining the use of a pixel cache in the graphics pipeline and the pre-fetching of data into the pixel cache, the graphics pipeline of the present invention is able to take best advantage o... | 10/05/2004 |
| 6795076 | Graphics system with real-time convolved pixel readback A graphics system comprising a control unit and a series of calculation units coupled together in a closed chain by a segmented communication bus. The calculation unit collaboratively generate one or more video signals. Each calculation unit is programmably assigned... | 09/21/2004 |
| 6791552 | Digital video processing Digital video processing apparatus comprising: a plurality of render processors arranged in an operational sequence, each operable to render an output result relating to an image of a video signal from input data relating to that and/or other images received from a ... | 09/14/2004 |
| 6791553 | System and method for efficiently rendering a jitter enhanced graphical image A graphical display system utilizes a plurality of graphics pipelines to efficiently display a jitter enhanced image. More specifically, the graphical display system utilizes a plurality of graphical pipelines, a compositor, and a display device. Each of the graphic... | 09/14/2004 |
| 6788312 | Method for improving quality in graphics pipelines through a frame's top and bottom field processing with conditional thresholding and weighting techniques A system, method and computer program product are provided for improving image quality in a graphics pipeline. Initially, a difference is detected between a first pixel of a first frame to be outputted and a corresponding second pixel of a second frame outputted bef... | 09/07/2004 |
| 6784889 | Memory system and method for improved utilization of read and write bandwidth of a graphics processing system A system and method for processing graphics data which improves utilization of read and write bandwidth of a graphics processing system. The graphics processing system includes an embedded memory array having at least three separate banks of single ported memory in ... | 08/31/2004 |
| 6781588 | Texture engine memory access synchronizer An arbitration mechanism for balancing memory requests issued by parallel texture pipelines in a multiple pipeline texture engine. The mechanism ensures that, as polygon textures are processed by a texture engine, all of the memory requests associated with a portion... | 08/24/2004 |
| 6782432 | Automatic state savings in a graphics pipeline A method, apparatus, and system are described for processing an operation code (op-code) to be transmitted over a data path of a graphics pipeline. If the op-code comprises context state information for a first graphics context, then the context state information is... | 08/24/2004 |
| 6778174 | Method and apparatus for attribute processing with an active pipeline stage in a data processing system A method and apparatus in a data processing system for processing graphics data in a processing element. A command is received. A determination is then made as to whether the command affects processing of current graphics data within the processing element. The comm... | 08/17/2004 |
| 6778177 | Method for rasterizing a graphics basic component A method for rasterizing a graphic primitive (120) in a graphics system generates, starting from graphic primitive description data, pixel data for the graphic primitive, the graphics system comprising a memory which is divided up into a plurality of blocks (... | 08/17/2004 |
| 6771270 | Graphics memory system that utilizes a variable width, stall-free object builder for coalescing and aligning read data The present invention provides a variable-width object builder for use in a graphics memory system of a computer graphics display system. The ratio of tile size to object size is variable. The tile size to object size ratio for the object builder can be 1:1 or great... | 08/03/2004 |
| 6762763 | Computer system having a distributed texture memory architecture A scaleable network based computer system having a distributed texture memory architecture. A network residing within the computer system is used to transmit packets between a host processor and a number of subsystems. Three basic types of subsystems are coupled to ... | 07/13/2004 |
| 6762764 | System and method for processing image, and compiler for use in this system An image processing system comprises: a plurality of operation pipelines to operate an inputted image data; a switching channel to switch a data transfer path to input operation results, which are outputted from the plurality of operation pipelines, to the plurality... | 07/13/2004 |
| 6760032 | Hardware-implemented cellular automata system and method A system and method are provided for executing a cellular automata program in a hardware graphics pipeline. Initially, cell values are received in a hardware graphics pipeline. Next, the cell values are rendered to generate a condition value utilizing the hardware g... | 07/06/2004 |
| 6753867 | Software architecture which maintains system performance while pipelining data to an MFP and uses shared DLL A throttled data pipeline having a limited data-transfer rate for conserving system resources is disclosed. The throttled data pipeline of the present invention includes a source, a destination and a throttling device. The throttling device of the present invention ... | 06/22/2004 |
| 6750867 | Image processing apparatus Image processing apparatus (60) for rendering (i.e. coloring, texturing or shading) an image includes a tiling device (66) which divides the image into sub-regions or tiles. Two rendering devices (70A, 70B) are provided, and the tiles are... | 06/15/2004 |
| 6747655 | Monitor system, display device and image display method To increase support a screen having a different aspect ratio or a large screen by use of existing graphics adapters, thus improving performance and flexibility of the whole system. Disclosed is a monitor system comprising a liquid crystal display having a liq... | 06/08/2004 |
| 6747660 | Method and system for accelerating noise One aspect of the invention is a method for accelerating noise. The method includes the step of creating a plurality noise texture values (n1, . . . , nn) each corresponding to one of a plurality of image pixel values (x1, . . . , x | 06/08/2004 |
| 6744433 | System and method for using and collecting information from a plurality of depth layers A system and method are provided for using information from at least one depth layer and for collecting information about at least one additional depth layer utilizing a graphics pipeline. Initially, constraining depth layers are provided which, in turn, define a pl... | 06/01/2004 |
| 6734861 | System, method and article of manufacture for an interlock module in a computer graphics processing pipeline A system, method and article of manufacture are afforded for providing an interlock module in a graphics pipeline. initially, first information is received indicative of a first set of pixels that overlap a primitive. Such first set of pixels are currently being pro... | 05/11/2004 |
| 6731288 | Graphics engine with isochronous context switching A 3D graphics processing unit which performs rapid context switching from normal rendering tasks to isochronous tasks when required. Preferably a secondary rasterizer, having less capability than the primary rasterizer, is provided in hardware, so that the primary r... | 05/04/2004 |
| 6727904 | System and method for rendering graphical data A system rendering graphical data from a graphics application utilizes a plurality of frame buffers, a plurality of graphics pipelines, and logic. Each of the graphics pipelines is configured to render graphical data to a different one of the frame buffers. The logi... | 04/27/2004 |
| 6717576 | Deferred shading graphics pipeline processor having advanced features A deferred shading graphics pipeline processor and method are provided encompassing numerous substructures. Embodiments of the processor and method may include one or more of deferred shading, a tiled frame buffer, and multiple-stage hidden surface removal processin... | 04/06/2004 |
| 6714203 | Data aware clustered architecture for an image generator A data aware clustered system architecture is described for an image generation system. The architecture leverages commodity personal computers to provide the processing capability of the image generator such as may be used in a flight simulator. The architecture su... | 03/30/2004 |
| 6704010 | System, method and article of manufacture for rendering triangular patches using hardware equipped for handling quadrilateral patches A system, method and article of manufacture are provided for converting triangular patches into a form suitable for being rendered using a graphics pipeline adapted to render quadrilateral patches. First, a triangular patch is received. The received trian... | 03/09/2004 |