"If you build a better mousetrap, you will catch better mice."
George Gobel
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8149150 | Cyclic analog/digital converter A cyclic A/D converter 21 provides an amplification type noise cancellation process and cyclic A/D conversion in which a plurality of capacitors and an operational amplifier are shared without complicated processing. In the cyclic A/D converter 21, a g... | 04/03/2012 |
| 7944380 | Wireless local area network device supporting enhanced call functions A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other wireless device and includes a WLAN interface, a transcoder, and a switch box. The WLAN interface wirelessly communicates with at lea... | 05/17/2011 |
| 7808409 | Multi-bit data converter using data weight averaging A method for converting data includes matching dynamic elements by repeatedly selecting a portion of unit elements among N unit elements according to data and a circulation direction. An existence of a tone generation possibility is determined by comparing a present... | 10/05/2010 |
| 7750831 | Phase detector utilizing analog-to-digital converter components Methods and systems are provided for an improved phase detector utilizing analog-to-digital converter (ADC) components. In an embodiment, the method includes from an ADC having a sampling clock signal that determines sampling instants, obtaining a first comparison v... | 07/06/2010 |
| 7663517 | Accurate hardware Power OK (POK) generation methodology for processors with varying core voltage requirements A method for configuring a circuit for providing a power OK (POK) signal is described. The method includes identifying a voltage range and voltage interval, dividing the voltage range into a plurality of segments, selecting a reference voltage for each segment, and ... | 02/16/2010 |
| 7583212 | Reduced noise radio frequency integrated circuit A radio frequency integrated circuit (RFIC) includes a digital to analog converter, an analog to digital converter, and a low noise amplifier. The digital to analog converter (DAC) is operably coupled to convert outbound symbols into outbound baseband signals, where... | 09/01/2009 |
| 7511646 | Use of 8-bit or higher A/D for NAND cell value A system and method, including computer software, for storing digital information uses multiple NAND flash memory cells. Each memory cell is adapted to receive charge during a write operation to an analog voltage that corresponds to a data value having a binary repr... | 03/31/2009 |
| 7463175 | Multi-bit data converter using data weight averaging A method for converting data includes matching dynamic elements by repeatedly selecting a portion of unit elements among N unit elements according to data and a circulation direction. An existence of a tone generation possibility is determined by comparing a present... | 12/09/2008 |
| 7436207 | Integrated circuit device having at least one of a plurality of bond pads with a selectable plurality of input-output functionalities An integrated circuit device having at least one bond pad is coupled to a selectable plurality of input-output functionalities, e.g., an oscillator input, an analog input, an analog output, a digital input and a digital output. These analog, digital and oscillator f... | 10/14/2008 |
| 7411462 | Built-in self test method for a digitally controlled crystal oscillator A novel testing mechanism operative to test large capacitor arrays such as those used in a digitally controlled crystal oscillator (DCXO). The invention is adapted for use in DCXO circuits that employ dynamic element matching in their array decoding circuits. The in... | 08/12/2008 |
| 7403141 | Wireless local area network device supporting enhanced call functions A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other WLAN device and includes a WLAN interface, a transcoder, and a switch box. The WLAN interface wirelessly communicates with at least o... | 07/22/2008 |
| 7375667 | Discrete synthesis using staggered Nyquist regions avoids guard band induced holes near a Nyquist limit Staggered consecutive Nyquist regions associated with differing DAC synthesizer clock rates (FCLK) avoids spectrum lost through disjoint guard bands at the end of or between adjacent Nyquist regions. The staggered consecutive Nyquist regions overlap by an... | 05/20/2008 |
| 7373281 | High bandwidth oscilloscope A method for improving bandwidth of an oscilloscope involves, in preferred embodiments, the use of frequency up-conversion and down-conversion techniques. In an illustrative embodiment the technique involves separating an input signal into a high frequency content a... | 05/13/2008 |
| 7370134 | System and method for memory hub-based expansion bus A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also having access to the memory module. The memory hub controller is coupl... | 05/06/2008 |
| 7369078 | Flexible converter interface for use in analog-to-digital and digital-to-analog systems A flexible converter interface for interfacing with ADCs or DACs. The flexible converter interface may be comprised in a data acquisition device and may be a programmable ADC interface or a programmable DAC interface. The flexible converter interface may be programm... | 05/06/2008 |
| 7366864 | Memory hub architecture having programmable lane widths A processor-based system includes a processor coupled to a system controller through a processor bus. The system controller is used to couple at least one input device, at least one output device, and at least one data storage device to the processor. Also coupled t... | 04/29/2008 |
| 7359853 | Method and system for low bit rate voice encoding and decoding applicable for any reduced bandwidth requirements including wireless An implementation of the present invention for 4800 bits per second comprises a voice encoder and decoder method and system that uses voice excitation, eliminating the voice/unvoiced pitch tracking, and the first formant up to 2400 Hertz, does not use pulse code mod... | 04/15/2008 |
| 7355539 | Multi-bit ADC with sigma-delta modulation There is provided a pulse oximeter circuit including a feedback circuit configured to receive a digital output signal of a multi-bit sigma-delta modulator and generate a pulse width modulated signal (PWM). The PWM signal is directed to a first switching circuit and ... | 04/08/2008 |
| 7352311 | Continuous time noise shaping analog-to-digital converter A system for a continuous time noise shaping analog-to-digital converter (“ADC”) with a suppressed carrier pulse width modulated (“PWM”) quantizer is disclosed. In particular, a suppressed carrier feedback signal may expand the dynamic range of a sigma delta... | 04/01/2008 |
| 7340535 | System and method for controlling routing in a virtual router system One or more functions are applied to network data packets in a virtual router. A packet comprising part of a packet flow is received, and the packet is evaluated to determine which of the one or more functions are to be applied to the flow. The results of the evalua... | 03/04/2008 |
| 7336210 | Multichannel time encoding and decoding of a signal Analog signals can be fully encoded as an asynchronous time sequence generated by a time encoding machine. With knowledge of the parameters of the time encoding machine, the asynchronous time sequence can be decoded using a non-linear time decoding machine. Such a s... | 02/26/2008 |
| 7327296 | Signal processing system with modified delta sigma modulator quantizer output signals to spread harmonic frequencies of pulse width modulator output signals The signal processing system includes a pulse width modulator (PWM) that receives input signals from a delta sigma modulator. The PWM generates an output signal having successive frames of PWM patterns. Modifying loop filter data, such as a loop filter output signal... | 02/05/2008 |
| 7324598 | Apparatus and method to reduce quantization error An apparatus includes a quantizer to generate a quantized signal from an input signal and a function unit may be included to generate an output signal by applying a predetermined function to the quantized signal. The apparatus further may include a correction unit t... | 01/29/2008 |
| 7324036 | Adaptive, intelligent transform-based analog to information converter method and system The present invention provides an adaptive, intelligent transform based Analog to Information Converter (AIC) for wideband signals by directly converting an analog signal to information (e.g., features, decisions). This direct conversion is achieved by (i) capturing... | 01/29/2008 |
| 7319418 | Sensor with multiplex data output A method of transmitting data from a sensor (1) to a receiver (4) in which each original data word is split in positional fashion into at least two separate short data words (MSN, LSN). The separate short data words (MSN, LSN) are each converted by dig... | 01/15/2008 |
| 7317480 | Imaging apparatus providing black level compensation of a successive approximation A/D converter Image sensor with a successive approximation A/D converter that automatically compensates for black level and provides a signal indicative of the difference between the reset level and the signal level. Black level for each of a plurality of color pixels may be obta... | 01/08/2008 |
| 7315267 | Mixed-mode semiconductor memory A mixed-mode semiconductor memory includes a memory bank array, an analog/digital converter, a digital/analog converter, a plurality of digital buses and a control unit. The memory bank array includes a plurality of memory banks that are each composed of a plurality... | 01/01/2008 |
| 7313380 | Variable resolution A/D converter A variable resolution analog-to-digital converter includes a sample-and-hold circuit including a plurality of sample-and-hold units which are connected in parallel and selectively activated corresponding to a required resolution to sample and hold an analog input si... | 12/25/2007 |
| 7312735 | Parallel-to-serial converter Method and system on an aircraft for converting plural data inputs and plural data outputs from a parallel format to a serial format is provided. The system includes an integrated software module that accepts plural variable number of inputs and generates a plural v... | 12/25/2007 |
| 7307563 | Apparatus and method for performing dithering in communication system using orthogonal frequency division multiplexing scheme Disclosed are an apparatus and a method for performing dithering in a communication system using an orthogonal frequency division multiplexing scheme. A method for adding dithering noise in a communication system employing an orthogonal frequency division multiplexi... | 12/11/2007 |
| 7307566 | Apparatus and method of stabilizing sigma-delta modulator for fractional-N phase-locked-loop A sigma-delta modulation method with low complexity is provided. To this end, in the present invention, an input signal is forwarded and an output signal is fed back to thus reduce the range of the noise transfer function of the sigma-delta modulator and to lower th... | 12/11/2007 |
| 7304597 | Adaptive interpolation for use in reducing signal spurs A method and apparatus for acquiring an analog signal. The method of the invention comprising the steps of acquiring a first portion of the analog signal by a first channel, the first portion of the analog signal spanning a first bandwidth range, and acquiring a sec... | 12/04/2007 |
| 7295638 | Communication device A direct sequence spread spectrum (DSSS) receiver (100) consistent with certain embodiments has a frequency generator (112) that generates a local oscillator signal without use of a piezoelectric crystal. A frequency converter (108) receives the... | 11/13/2007 |
| 7295234 | DC level control method, clamp circuit, and imaging apparatus A dc level control method for holding a dc level of a clamp portion in an electric signal to be a prescribed value is disclosed, wherein the method comprises the steps of: comparing a dc level of a sampling interval in said electric signal with a predetermined refer... | 11/13/2007 |
| 7289347 | System and method for optically interconnecting memory devices A memory device includes a semiconductor substrate in which memory circuitry has been fabricated. An address converter and a control signal converter are coupled to an address decoder and control logic, respectively. The address and control converters are operable t... | 10/30/2007 |
| 7285948 | Method and apparatus providing single cable bi-directional triggering between instruments System and apparatus enabling the use of a single cable to communicate triggering information between each of a plurality of signal acquisition devices and, illustratively, an external trigger control unit. A combined tripper signal is produced only when each trippe... | 10/23/2007 |
| 7283012 | Tri-state pulse density modulator A tri-state pulse density modulator includes a first switch device coupled to a high voltage, and a second switch device coupled to a low voltage. An adder receives a pulse density modulation (PDM) input signal and a latched input signal to generate an output sum si... | 10/16/2007 |
| 7282947 | Memory module and method having improved signal routing topology A registered memory module includes several memory devices coupled to a register through a plurality of transmission lines forming a symmetrical tree topology. The tree includes several branches each of which includes two transmission lines coupled only at its ends ... | 10/16/2007 |
| 7280059 | Systems and methods for mixing domains in signal processing Signal processors that incorporate two or more domains in the design are provided. In certain embodiments, nonlinear processing is combined with linear processing. For example, in some embodiments, the signal processors may include a preprocessor, a plurality of ana... | 10/09/2007 |
| 7271748 | System and method for providing a thermometer coded output filter Systems and methods are provided for providing a filtered, thermometer coded output signal from an N bit digital input, where N is an integer greater than one. A truncated lookup table provides a corresponding truncated thermometer code in response an address relate... | 09/18/2007 |