...that on Dec. 15, 1836, the Patent Office was completely destroyed by fire? Lost were some 7,000 models, 9,000 drawings, and 230 books plus all records of patent applications and grants.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8174291 | Buffer circuit with improved duty cycle distortion and method of using the same An improved buffer circuit and method for minimizing (or altogether eliminating) duty cycle distortion between input and output signals of the buffer circuit are provided herein. In general, the improved buffer circuit essentially decouples the charging and discharg... | 05/08/2012 |
| 8169237 | Comparator with jitter mitigation In one embodiment, a circuit such as a comparator circuit includes a differential stage adapted to receive a differential input signal and first and second diodes coupled to the differential stage. The first and second diodes are adapted to selectively switch on and... | 05/01/2012 |
| 8164364 | Circuitry and method for preventing base-emitter junction reverse bias in comparator differential input transistor pair A differential input circuit (1-1) includes first (Q0) and second (Q1) input transistors having control electrodes coupled to first (Vin+) and second (Vin−) input signals, respectively. A pass... | 04/24/2012 |
| 8138803 | Apparatus and method for selectively enabling and disabling a squelch circuit across AHCI and SATA power states An apparatus and a method are provided for selectively enabling and disabling a squelch circuit in a Serial Advanced Technology Attachment (SATA) host or SATA device while maintaining proper operation of the host and device. An apparatus and method are provided whic... | 03/20/2012 |
| 8111090 | Voltage comparator having improved kickback and jitter characteristics A comparator apparatus for comparing a first and a second voltage input includes a pair of cross-coupled inverter devices, including a pull up device and a pull down device, with output nodes defined between the pull up and pull down devices. A first switching devic... | 02/07/2012 |
| 8044687 | Wide input common mode voltage comparator A design for a wide input common mode voltage comparator is provided which reduces the delay between outputs from component comparators. The wide input common mode voltage comparator includes a first comparator configured to receive a differential input. The first c... | 10/25/2011 |
| 8040159 | Comparator with jitter mitigation In one example, a comparator circuit includes a differential stage adapted to receive a differential input signal. The comparator circuit includes first and second diodes coupled to the differential stage. The first and second diodes are adapted to selectively switc... | 10/18/2011 |
| 8022734 | Low current power detection circuit providing window comparator functionality A power detection system is disclosed that includes a detector circuit and a comparator circuit. The detector circuit includes a first transistor, a second transistor that is not identical to the first transistor, and a third transistor that is substantially identic... | 09/20/2011 |
| 7986169 | Comparator circuit for comparing three inputs A comparator circuit. A comparator circuit may include a differential amplifying unit to amplify a difference between a voltage at a first node and a voltage at a second node and/or output a resultant voltage, and/or a current source to supply a first bias current t... | 07/26/2011 |
| 7961011 | Amplifier An amplifier includes: an operation amplifier including a positive input terminal and a negative input terminal; and a detector which detects that a difference between a voltage of the positive input terminal and a voltage of the negative input terminal is equal to ... | 06/14/2011 |
| 7944247 | Operating circuit An operating circuit includes a differential amplifier stage, which has a first input node for receiving a first input signal of a differential input, a second input node for receiving a second input signal of the differential input, a first output node for outputti... | 05/17/2011 |
| 7884650 | Analog comparator comprising a digital offset compensation A digital compensation of an input stage of a comparator may be achieved by providing switched load elements, which may be appropriately connected to the differential input pair of the comparator in order to match transistor characteristics of the input pair and als... | 02/08/2011 |
| 7868664 | Generating a trigger from a differential signal A trigger circuit generates a trigger signal when a differential input signal crosses a differential threshold voltage level. A first side of the differential input signal is applied to a first terminal of a first load termination resistor. A second side of the diff... | 01/11/2011 |
| 7825700 | Integrated circuit comparator or amplifier An integrated circuit comparator comprises a differential amplifier, a source follower circuit coupled to a gate terminal of a first transistor in the differential amplifier, and an output circuit. One or more source follower circuits may be utilized in connection w... | 11/02/2010 |
| 7812645 | Signal converting circuit A signal conversion circuit 2 comprises a differential amplifier portion 10 and a source follower portion 20. When differential voltage signals INp and INn are input to a first input terminal 5 and second input terminal 6 respectiv... | 10/12/2010 |
| 7777531 | Low power low voltage differential signaling (LVDS) output drivers A method and apparatus for providing a low power low voltage differential signaling driver are disclosed. In an example, a low voltage differential signaling driver circuit is described, comprising a first current source to provide current to a first differential pa... | 08/17/2010 |
| 7772892 | Differential hybrid circuit A main driver amplifier generates first differential signals (Vdp/Vdn) based on pattern data (PAT). A replica driver amplifier generates second differential signals (Vcp/Vcn) based on the pattern data (PAT). Two subtractors generate electric potential difference sig... | 08/10/2010 |
| 7741880 | Data receiver and data receiving method A data receiver and a data receiving method in which the data receiver generates two comparison signals based on amplitude modulated differential input signals, amplifies the comparison signals, compares amplified signals, and outputs logic operation results based o... | 06/22/2010 |
| 7728632 | Integrated circuit comparators having improved input resolution and methods of operating same An integrated circuit comparator includes a pair of differential input transistors having gate terminals configured to receive a pair of differential input signals and a comparator output circuit electrically coupled to the pair of differential input transistors. A ... | 06/01/2010 |
| 7705634 | Input circuit of semiconductor integrated circuit An input circuit is disclosed. The input circuit can include a cross voltage generating block that can be configured to perform charge-sharing on a pair of input signals whose phases are opposite to each other and generate a cross voltage, and an input buffer block ... | 04/27/2010 |
| 7696790 | Low current wide VREF range input buffer A low-current input buffer is disclosed. The buffer uses self-biased N and P channel differential pairs with their outputs tied together. The self-biasing assists in reducing current consumption. The combination of N and P-channel differential pairs results in symme... | 04/13/2010 |
| 7692454 | Signal converting circuit A signal conversion circuit 2 comprises a differential amplifier portion 10 and a source follower portion 20. When differential voltage signals INp and INn are input to a first input terminal 5 and second input terminal 6 respectiv... | 04/06/2010 |
| 7692453 | Detector of differential threshold voltage A differential threshold voltage level detection circuit receives a differential voltage pair as an input, applying each component of the differential pair to an individual voltage shifting circuit. Each voltage shifting circuit is configured with a regulated curren... | 04/06/2010 |
| 7659753 | Analog comparator with precise threshold control In general, in one aspect, the disclosure describes an apparatus that included a reference generator to receive a differential input signal and generate reference voltages having same common mode as the differential input signal. A replica bias generator is used to ... | 02/09/2010 |
| 7635995 | Voltage comparator A voltage comparator where the difference of currents from transistors is converted into voltage, which is amplified and conducted to a gate terminal of a switching transistor. A source of a limiting transistor is connected to the gate terminal. The voltage at the g... | 12/22/2009 |
| 7626426 | Differential comparator with a replica input stage to set the accurate bias current for improved common mode rejection Methods and apparatus for properly biasing differential comparators are provided. Using a feedback relationship, a bias for a main stage that receives a first differential input of the comparator is produced. Separately, a feedback relationship produces a bias for a... | 12/01/2009 |
| 7609093 | Comparator with low supply current spike and input offset cancellation A current control circuit is coupled in parallel with the current paths of a differential comparator circuit to ensure that a substantially constant current is drawn from a current source during all operating phases of a comparator. The current control circuit is bi... | 10/27/2009 |
| 7592844 | Comparator with complementary differential input stages A comparator comprises complementary (e.g. NMOS and PMOS) comparator cells having overlapping common mode input voltage ranges which together extend approximately from rail to rail. A digital logic arrangement, including edge detectors, gates, and a latch, is respon... | 09/22/2009 |
| 7579877 | Comparator A comparator according to one embodiment includes first and second input terminals, first and second output terminals, first and second input inverters, first and second load inverters, and a bias control circuit to provide first and second bias voltages for applica... | 08/25/2009 |
| 7579878 | High gain, high speed comparator operable at low current A comparator includes a differential pair of transistors providing a first amplification stage and receiving inverting and non-inverting input signals. An output transistor is coupled to the differential pair of transistors providing a second amplification stage and... | 08/25/2009 |
| 7576571 | Potential comparator and test apparatus The potential comparator includes input wires 3 and 4 that input a differential signal output from a test object 2, a high-threshold side divided-voltage generating section 5 that acquires the differential signal from each of the input wi... | 08/18/2009 |
| 7576572 | Rail-to-rail comparator with hysteresis A comparator, comprising at least one current stage for providing a first current proportional to a difference between first and second comparator inputs, the first current being provided to an amplifier input; an amplifier for amplifying a current provided to the a... | 08/18/2009 |
| 7525348 | Differential voltage comparator A circuit and method for comparing and providing a signal indicative of a difference in magnitude between a differential signal voltage and a differential reference voltage. ... | 04/28/2009 |
| 7498851 | High speed comparator The invention relates to a comparator with a constant duty cycle for high frequency data signals. Such comparators are often part of an integrated circuit and particularly useful in the mobile phone technology. To achieve the desired constant duty cycle for high fre... | 03/03/2009 |
| 7474129 | Dual mode comparator A dual mode comparator circuit is disclosed. The dual mode comparator includes a plurality of differential transistor pairs. Each differential transistor pair includes a plurality of inputs and outputs. The outputs of the differential transistor pairs are coupled to... | 01/06/2009 |
| 7443217 | Circuit and method to balance delays through true and complement phases of differential and complementary drivers A circuit for balancing delays through true and complement phases of complementary drivers includes: a first driver; a second driver; a first delay device coupled to an input of the first driver and having an input coupled to an input signal node; a second delay dev... | 10/28/2008 |
| 7441222 | Differential pair connection arrangement, and method and computer program product for making same Disclosed is a connection arrangement for connecting end portions of differential pairs to pads. In the arrangement, first and second signal traces comprising the differential pair are formed in first and second layers, respectively, of a printed circuit board. Each... | 10/21/2008 |
| 7432744 | Comparator circuit with built-in programmable floating gate voltage reference A circuit for setting a reference voltage in a floating gate circuit is configured as a precise voltage comparator circuit with a built-in programmable voltage reference. Once the one or more floating gates in the floating gate circuit are set during the a SET opera... | 10/07/2008 |
| 7429874 | Replica bias circuit Provided is a replica bias circuit which is suitable for multi-layer stacked CMOS current mode logic (CML) and is stably used in application fields using a low power supply voltage. The replica bias circuit applies a reference voltage to gates of target transistors ... | 09/30/2008 |
| 7403045 | Comparator circuit with reduced switching noise A comparator circuit includes a differential amplifier circuit, a latch circuit, and a control signal generating circuit. The latch circuit includes a pair of cross-coupled inverting amplifiers that pull the output signals of the differential amplifier to the high a... | 07/22/2008 |