Did You Know...
...that to encourage use of his new invention, the shopping cart, market owner Sylvan Goldman hired fake shoppers to push the carts around his store in Oklahoma City? Seems his customers were reluctant to give up their hand-carried baskets.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8159280 | Noise generator A noise generator for generating band-limited noise from a plurality of sinusoidal signals at the same level and equidistant frequency position in the noise spectrum is provided. A noise signal has a low crest factor and for this purpose the phase position of each i... | 04/17/2012 |
| 8085079 | Summing circuit for a filter According to one embodiment of the invention, a summing circuit comprises a first transmitter, a second transmitter, a first current offset circuit and a first transconductance amplifier. The first current offset circuit is coupled to the emitters of the first and s... | 12/27/2011 |
| 7804351 | Mixer circuit for frequency mixing of differential signals A mixer circuit designed for low voltage operation with rail-to-rail local signals. First and second transistors form a first input section to produce a first signal. Third and fourth transistors form a second input section to produce a second signal. Fifth and sixt... | 09/28/2010 |
| 7710186 | Averaging circuit apparatus, error signal generation system and method of averaging an error signal An averaging circuit apparatus comprises a rectifier having an input for receiving a high-speed error signal having, for example, a data rate of 10 Gbps. An integrator is coupled to the rectifier and has an error output for providing an averaged representation of th... | 05/04/2010 |
| 7409568 | Power supply voltage droop compensated clock modulation for microprocessors A voltage source droop compensated clock modulation for microprocessors is described. Specifically, the circuit reduces the clock frequency if a voltage source droop is detected. ... | 08/05/2008 |
| 7352238 | dB-linear analog variable gain amplifier (VGA) realization system and method A dB-linear variable gain amplifier, a method for creation, and a system includes an amplifier; a pair of resistor arrays operatively connected to the amplifier, wherein each resistor array comprises MOS transistor resistive switches; a differential ramp-generator c... | 04/01/2008 |
| 7301391 | Filtering variable offset amplifier A current summing FIR filter can be implemented with multiple differential input stages and variable tail currents. The variable tail currents can be used to appropriately weight the present and previous digital input signals. The weighted outputs of the differentia... | 11/27/2007 |
| RE39918 | Direct current sum bandgap voltage comparator A direct current sum bandgap voltage comparator for detecting voltage changes in a power supply. The direct current sum bandgap voltage comparator includes a summing node, current sources connected to the summing node and the power supply, and an indicator circuit c... | 11/13/2007 |
| 7295042 | Buffer A switched capacitor buffer operating by the push-pull method is taught. The buffer may include a pull-up device and a pull-down device. A switched capacitor circuit may be used to control the pull-up device and the pull-down device to achieve accurate push-pull ope... | 11/13/2007 |
| 7282983 | Secure and fast calculating unit The calculating unit includes a dual rail input stage, a switching stage for a bit to be calculated and an output stage for an output bit, wherein the output stage provides a dual rail output. The switching stage is not implemented in dual rail technology but accord... | 10/16/2007 |
| 7242236 | Mixer circuit with phase-shifted radio frequency signal A mixer includes two transistor circuits, two control inputs, two RF inputs and two IF outputs, wherein, for switch-support, there are provided positive feedback elements and impedance elements, by which intermodulation strength, stability and noise performance of t... | 07/10/2007 |
| 7227397 | System, method and circuits for generating a signal The present invention relates to the field of electronics. More particularly, forms of the present invention relate to systems, methods and circuits for generating a signal. A system, method and circuit for generating a signal are described. Forms of this system, me... | 06/05/2007 |
| 7225349 | Power supply voltage droop compensated clock modulation for microprocessors A voltage source droop compensated clock modulation for microprocessors is described. Specifically, the circuit reduces the clock frequency if a voltage source droop is detected. ... | 05/29/2007 |
| 7196563 | Comparator and AD conversion circuit having hysteresis circuit A comparator is provided, which compares an input voltage and a reference voltage by using a plurality of inverting circuits connected in series. The comparator includes a first inverting circuit, a second inverting circuit, a feedback path, and a capacitor arranged... | 03/27/2007 |
| 7180360 | Method and apparatus for summing DC voltages A method and apparatus are provided for summing DC voltages, which employ at least one native transistor device to add a first DC input voltage to a second DC input voltage to produce a sum output. ... | 02/20/2007 |
| 7173466 | Timing signal generating circuit having simple configuration with low supply voltage and generating timing signals with high accuracy A timing signal generating circuit receives multiphase input signals and generates a signal having a phase intermediate therebetween, and weighting is applied to the multi-phase input signals by using a variable impedance circuit. The timing signal generating circui... | 02/06/2007 |
| 7151919 | Method for forming an intermediate frequency signal in a mixer, and a mixer The invention relates to a method for forming at least two intermediate frequency signals with different phases in a mixer (1), to which a first signal (RF) and a second signal (LO) are conducted. According to the method, the first intermediate frequency sign... | 12/19/2006 |
| 7138836 | Hot carrier injection suppression circuit A method of preventing Hot Carrier Injection in input/output connections on low voltage integrated circuits. As integrated circuit voltages drop generally so does the external voltages that those circuits can tolerate. By placing input/output devices, in series, ext... | 11/21/2006 |
| 7129761 | Digital delay-locked loop circuits with hierarchical delay adjustment Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each subsequent stage of phase mixers, the signals generated by the phase mixers ha... | 10/31/2006 |
| 7116588 | Low supply voltage temperature compensated reference voltage generator and method A reference voltage generator uses a conventional forward junction voltage generating device and a conventional thermal generator to generate a thermal voltage. The forward junction voltage and the thermal voltages have respective thermal sensitivities that act oppo... | 10/03/2006 |
| 7088169 | Low-noise, high-linearity analog multiplier An analog multiplier for multiplying a first analog voltage signal at a first frequency by a second analog voltage signal at a second frequency, comprising a first stage for converting the first analog voltage signal into a first and a second current signals, and a ... | 08/08/2006 |
| 7075345 | Frequency converter having low supply voltage A frequency converter converts a first current signal having a first frequency into a second current signal having a second frequency different fro the first frequency. The frequency converter includes an adder and a switching circuit. The adder adds the first curre... | 07/11/2006 |
| 7057672 | Method and apparatus for high frequency data transmission and testability in a low voltage, differential swing design A high frequency data transmission circuit including design for testability (DFT) features. An integrated circuit includes core control logic to provide a data signal and output drive logic including a local data latch and a transmitter. The data latch receives the ... | 06/06/2006 |
| 7053688 | Constrained coefficient adaptation for continuous-time equalizers A low-voltage constrained coefficient adaptation and multiplication is provided. To provide the constrained coefficient adaptation, an adder adds an adaptive differential control voltage to a forcing differential control voltage to provide an effective coefficient. ... | 05/30/2006 |
| 7038542 | Variable gain amplifier A variable gain amplifier includes a first constant current amplifier configured to generate a reference current from an input signal. A controller is configured to generate a bias current and a first control signal based on control voltage. An addition current gene... | 05/02/2006 |
| 7035351 | Automatic gain control loop apparatus A DC offset cancelling circuit with multiple feedback loops suppresses DC offset voltages within an automatic gain control loop apparatus. The apparatus includes a plurality of gain stages connected in series that receive and amplify an input RF signal. Each gain st... | 04/25/2006 |
| 7023378 | Self-calibrating wideband phase continuous synthesizer and associated methods The synthesizer and method provide a relatively wideband swept frequency signal and include generating a first swept frequency signal with a first generator, and successively switching between different frequency signals with a second generator. Such switching creat... | 04/04/2006 |
| 7002394 | Low supply current RMS-to-DC converter An RMS-to-DC converter implements the difference of squares function using two squaring cells operating in opposition to attain a balance. Each of the squaring cells is implemented as a grounded-base transistor and a two-transistor current mirror. The emitter of the... | 02/21/2006 |
| 6995594 | Phase interpolator device and method A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each receiver includes a timing recovery system for tracking a phase and a f... | 02/07/2006 |
| 6982578 | Digital delay-locked loop circuits with hierarchical delay adjustment Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each subsequent stage of phase mixers, the signals generated by the phase mixers ha... | 01/03/2006 |
| 6982587 | Equalizing transceiver with reduced parasitic capacitance A signaling circuit having reduced parasitic capacitance. The signaling circuit includes a plurality of driver circuits each having an output coupled to a first output node, and a plurality of select circuits each having an output coupled to a control input of a cor... | 01/03/2006 |
| 6949962 | Device for reducing the lag and the dark current in a particle detector, in particular a photon detector The assembly formed by the amplifier 34, the transistor 36 and the capacitor 28 fulfills the function of the amplifier 8 and the impedance 10 of the device shown in FIG. 4. ... | 09/27/2005 |
| 6940339 | Mobility proportion current generator, and bias generator and amplifier using the same A mobility proportion current generator comprises a voltage adder including a first MOS transistor, the voltage adder adding a voltage whose temperature dependency is small with respect to the mobility and a threshold voltage of the first MOS transistor to output a ... | 09/06/2005 |
| 6931331 | Measurement interface optimized for both differential and single-ended inputs Offset adjustments for both differential and single-ended measurements are accomplished in the same probe or system. Different variable offsets are provided for the positive and negative inputs of a differential amplifier, and a variable offset adjustment is provide... | 08/16/2005 |
| 6931089 | Phase-locked loop with analog phase rotator A phase-locked loop includes a phase detector which receives an input signal and a first internal periodic signal and provides a phase signal indicative of a phase difference between the input signal and the internal signal. A rotator then receives the phase signal ... | 08/16/2005 |
| 6906560 | Phase-continuous frequency synthesizer A digitally controlled frequency synthesizer has a first direct digital synthesizer that generates a first phase-coherent, time-varying frequency, and a second direct digital synthesizer that generates an offset frequency waveform. A plurality of cascaded frequency ... | 06/14/2005 |
| 6885239 | Mobility proportion current generator, and bias generator and amplifier using the same A mobility proportion current generator comprises a voltage adder including a first MOS transistor, the voltage adder adding a voltage whose temperature dependency is small with respect to the mobility and a threshold voltage of the first MOS transistor to output a ... | 04/26/2005 |
| 6850109 | Linear voltage subtractor/adder circuit and MOS differential amplifier circuit therefor A voltage subtractor/adder circuit has a differential pair having first and second MOS transistors. Gate electrodes of the first and second MOS transistors form input terminals for receiving an input differential voltage. Drain electrodes of the first and second MOS... | 02/01/2005 |
| 6826393 | Mixer circuit having component for frequency conversion A mixer circuit according to the present invention includes a first differential transistor pair of two transistors, a second differential transistor pair of two transistors, an impedance element connected to the first differential transistor pair, an impedance elem... | 11/30/2004 |
| 6791388 | Phase interpolator device and method A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each receiver includes a timing recovery system for tracking a phase and a f... | 09/14/2004 |
