Bizarre Patents
A forehead support apparatus for resting a standing users forehead against a wall above a bathroom commode or urinal or beneath a showerhead.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 5568526 | Self timed interface A self-timed interface (STI) in which a clock signal clocks bit serial data onto a parallel, electrically conductive bus and the clock signal is transmitted on a separate line of the bus. The received data on each line of the bus is individually phase ali... | 10/22/1996 |
| 5506635 | Scanning method for jittered signals The present invention relates to a method for sampling an analog, periodic, measured signal, which is subject to a phase jitter. The misread signal is to be detected with a prior event. One measured value is recorded for each individual signal and each su... | 04/09/1996 |
| 5493242 | Status register with asynchronous read and reset and method for providing same A single bit status register includes an input flip-flop, an asynchronous latch having an input coupled to an output of the input flip-flop, a comparator for comparing the outputs of the flip-flop and the latch, and an output stage which provides an error... | 02/20/1996 |
| 5481573 | Synchronous clock distribution system A clock signal distribution system for a digital electronic system operating at high clock speed and short cycle times distributes a primary clock signal which is of relatively low frequency through conventional hardware. A high frequency secondary clock ... | 01/02/1996 |
| 5459752 | Simple digital method for controlling digital signals to achieve synchronization A simple digital method is disclosed for controlling the digital signals sent out from a pluralities of identical signal processors (i.e, signal generators) so as to achieve synchronization. The method comprises the steps of: (a) obtaining a gate array lo... | 10/17/1995 |
| 5418407 | Asynchronous to synchronous particularly CMOS synchronizers The disclosure concerns asynchronous to synchronous synchronizers and particularly a technique which involves level shifting of a metastable voltage either within a synchronizer stage or between synchronizer stages. In a particular implementation of the i... | 05/23/1995 |
| 5170130 | Phase lock loop circuit with a subsidiary loop filter A phase lock loop circuit comprising a charge pump circuit (13), a loop filter (14), and a voltage controlled oscillator (15), a subsidiary loop filter (20) connected to the charge pump circuit and the loop filter in a phase lock operation through first a... | 12/08/1992 |
| 5075575 | Externally synchronized programmable device In a programmable device wherein a circuit can be designed by programming the device according to a certain design specification, and the circuit is phase or frequency synchronized to an externally supplied signal. The device further allows for redesign b... | 12/24/1991 |
| 5045715 | Circuit for generating stretched clock phases on a cycle by cycle basis A clock circuit for generating two clock signals, one (CLK) having stretched clock phases on a cycle by cycle basis, and the second (2X CLK) being a clock signal having a frequency twice the frequency of the first clock signal which is phase and edge cohe... | 09/03/1991 |
| 4837464 | Phase regulation circuit, particularly for horizontal phase regulation in data displays This circuit comprises a phase-lock stage receiving at the input a reference signal and the synchronism signal EN and generating at the output a triangular signal in phase correlation with the synchronism signal, a rectangular waveform generator receiving... | 06/06/1989 |
| 4745302 | Asynchronous signal synchronizing circuit An asynchronous signal synchronizing circuit for sampling and external asynchronous signal in a quarter of the period of a clock. A first latch circuit latches asynchronous input signal in accordance with a first clock, and a second latch circuit latches ... | 05/17/1988 |
| 4713621 | Phase synchronization circuit A phase synchronization circuit for controlling a graphic display device in a teletext receiving system. The phase synchronization circuit includes a delay circuit, adapted to delay in sequence clock signals which are to be phase-synchronized with a refer... | 12/15/1987 |
| 4695805 | Apparatus for generating signals synchronized to an unstable external signal Apparatus for synchronizing an internally generated signal with an externally generated periodic or aperiodic signal to generate a periodic output signal phase synchronized with the externally generated signal comprising a local reference signal source, a... | 09/22/1987 |
| 4544851 | Synchronizer circuit with dual input A digital synchronizer circuit including an input to receive an asynchronous level and a second input to receive an ansynchronous pulse. Both inputs are connected to the synchronizer input circuitry which will provide a level output for either type of inp... | 10/01/1985 |
| 4469964 | Synchronizer circuit A digital synchronizer includes a latch connected to a level sensitive circuit. The latch is constructed to provide a rapid transition between logic "0" and logic "1". In addition, the latch is periodically cleared. The level sensitive circuit provides a ... | 09/04/1984 |
| 4443767 | Variable phase lock control The present invention is a system for accurately phase locking two signals having the same frequency but which are of arbitrary wave shape, and which can be at very low or at substantially higher frequencies. Elements of two signals are stored at sequenti... | 04/17/1984 |
| 4386323 | Arrangement for synchronizing the phase of a local clock signal with an input signal Synchronizing the phase of a locally generated clock signal with the phase of an input signal is usually effected by using a phase-locked loop, but this has a drawback that a certain run-in time is necessary to be sure that the phase of the clock signal i... | 05/31/1983 |
| 4384504 | Method of and apparatus for phase synchronization of digitally synthesized signals The phase of digitally synthesized audio frequency signals of the same frequency is synchronized prior to conversion of the signals into analog form. The phase synchronization is accomplished, in a musical instrument of the keyboard type, by comparison of... | 05/24/1983 |
| 4163946 | Noise-immune master timing generator A noise-immune master timing generator operable to produce timing signals synchronized with external reference signals and to maintain phase synchronization even in a noise environment. First and second gate signals of different time duration are derived ... | 08/07/1979 |
| 4048572 | Adaptive correction of phase errors in noncoherent demodulation of carrier asymmetrically modulated with digital signals Digital signals asymmetrically modulated upon a carrier, with suppressed or vestigial second sideband, are recovered at a receiver by pseudo-coherent demodulation or periodic sampling and subsequent digitization to provide a train of raw data signals X fr... | 09/13/1977 |
| 4039960 | Automatic phasing circuit to transfer digital data from an external interface circuit to an internal interface circuit The phasing circuit transfers digital data from an external interface circuit to an internal interface circuit with no bit errors and no violation of bit count integrity under control of an external clock having a given frequency and a given phase and an ... | 08/02/1977 |
| 4019143 | Standby apparatus for clock signal generators A clock output signal is aligned in phase to conicide with the phase of signals derived from a master clock. In the event that there is a malfunction of the master, standby control circuitry modifies the phase of the clock output signal incremental quanti... | 04/19/1977 |
| 3953744 | Circuit for converting an asynchronous signal with a long transition time to a synchronized signal A synchronizer circuit comprises a Schmitt trigger circuit which sharpens the rise or fall of an asynchronous input signal, and a clocked flip-flop circuit which converts the asynchronous signal having the sharpened waveform into a synchronous signal. In ... | 04/27/1976 |
