A sealed crustless sandwich for providing a convenient sandwich without an outer crust which can be stored for long periods of time without a central filling from leaking outwardly.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6265913 | Load driving circuits having adjustable output drive capability Load driving circuits are adjusted to drive loads with fewer or more pull-down devices by sensing the load electrically coupled to the load driving circuit. In particular, capacitance of the load is compared to a threshold capacitance. If the capacitance ... | 07/24/2001 |
| 6265915 | Output edge control circuit The output edge control circuit includes: a high side transistor 27coupled to an output node 44; a first low side transistor 20 coupled to the output node 44; a second low side transistor 24 coupled in parallel with the first low side transistor 20; a cou... | 07/24/2001 |
| 6252418 | Reduced area active above-supply and below-ground noise suppression circuits A noise suppression circuit for suppressing noises above and below reference voltages is provided. The noise suppression circuit for suppressing noises includes a clamping transistor, a feedback circuit, and a presetting means for presetting an internal l... | 06/26/2001 |
| 6242942 | Integrated circuit output buffers having feedback switches therein for reducing simultaneous switching noise and improving impedance matching characteristics Integrated circuit output buffers include pull-down an pull-up circuits and a control circuit that utilizes a preferred feedback circuit to facilitate a reduction in simultaneous-switching noise during pull-down and pull-up operations and also improve the... | 06/05/2001 |
| 6242941 | Reducing I/O noise when leaving programming mode An integrated circuit contains circuitry to operate in such a fashion to reduce output noise when switching output circuits from a programming mode to a user mode. In an implementation, the integrated circuit (125) is configurable in the programming mode ... | 06/05/2001 |
| 6239617 | Mixed voltage output driver with automatic impedance adjustment A mixed voltage output driver includes an output sensing circuit that senses an output voltage at an output terminal and generates a voltage signal that corresponds to a voltage level at the output terminal. Next, an impedance selection circuit receives t... | 05/29/2001 |
| 6239612 | Programmable I/O cells with multiple drivers A programmable input/output cell (I/O cell) for use with integrated circuits, and in particular programmable logic devices, is presented comprising input receiver circuitry, output driver circuitry and programmable elements. The input receiver and output ... | 05/29/2001 |
| 6236237 | Output buffer predriver with edge compensation An output buffer with feedback to a predriver circuit such that the effective size of the predriver buffers are momentarily adjusted to favor a particular transition (i.e., low-to-high or high-to-low). The delayed output selectively alters the input thres... | 05/22/2001 |
| 6236245 | Output pre-driver for reducing totem pole current An output driver to reduce totem pole current is provided. The output driver comprises a first delay element outputting a delayed first driver signal, and a first selection unit receiving as an input the first driver signal and the delayed first driver si... | 05/22/2001 |
| 6232795 | Logic circuit with single charge pulling out transistor and semiconductor integrated circuit using the same A logic circuit performs a predetermined logic operation by supplying charge to an external load or pulling out charge therefrom according to a combination of the states of a plurality of externally inputted binary signals. The logic circuit includes a fi... | 05/15/2001 |
| 6229355 | Switching device for suppressing a rush current A switching device includes a phase controlling circuit (801) which shifts and outputs a phase of a command signal, and a plurality of switching units (110) connected in parallel between a power supply (101) and a load (102). Each of the plurality of swit... | 05/08/2001 |
| 6225819 | Transmission line impedance matching output buffer An output buffer includes a continuously variable output impedance proportional to the load transmission line impedance. The buffer includes an output stage, such as a pullup/pulldown transistor, for receiving an input signal and generating an output sign... | 05/01/2001 |
| 6222397 | Output circuit with switching function An output circuit having a function of two or more external interfaces is disclosed. The disclosed output circuit has an input circuit generating an internal input signal in response to an external input signal, an output circuit including a pMOS transist... | 04/24/2001 |
| 6222390 | Method and circuit for recycling charge Briefly, in accordance with one embodiment of the invention, an integrated circuit includes: two transistors coupled together in the integrated circuit so that upon the application of complementary voltage signals, electrical charge is substantially evenl... | 04/24/2001 |
| 6222389 | Assisted gunning transceiver logic (AGTL) bus driver A driver for a signal line provides a desired pull-up voltage, different from a natural supply voltage, and desired terminating impedance. The driver forms a controllable split terminator voltage divider.... | 04/24/2001 |
| 6218863 | Dual mode input/output interface circuit A dual mode I/O interface circuit compatible with either GTL logic signals or traditional CMOS logic signals comprises a connection node with a differential sense amplifier having one input coupled to the connection node, and the other input coupled to a ... | 04/17/2001 |
| 6208168 | Output driver circuits having programmable pull-up and pull-down capability for driving variable loads Output drivers preferably contain a plurality of driver circuits therein that are commonly connected to an output line to be driven and can be selectively enabled or disabled to increase or decrease drive capability, respectively. Driver circuits may incl... | 03/27/2001 |
| 6201416 | Field effect transistor logic circuit with reduced power consumption There is disclosed a field effect transistor logic circuit having an output terminal to be connected to a gate of an input field effect transistor in a next stage field effect transistor logic circuit. The field effect transistor logic circuit includes a ... | 03/13/2001 |
| 6194913 | Output circuit for digital integrated circuit devices An output circuit for digital integrated circuit devices is presented, comprising a driving device with adjustable drive capability for generating an output pulse (OS), means (SENS) for monitoring the steepness of the output pulse (OS), and means (SEL) ad... | 02/27/2001 |
| 6188237 | Impedance matching circuit, high speed semiconductor integrated circuit employing the same and computer system employing the integrated circuit A high speed impedance matching circuit suitable for use in high speed semiconductor integrated circuits matches the output impedance of a semiconductor device to the impedance of other devices such a computer system bus thereby reducing signal reflection... | 02/13/2001 |
| 6188244 | Hysteresis input buffer An hysteresis input buffer includes a first CMOS inverter generating a node signal, a second CMOS inverter coupled to the first CMOS inverter, inverting the node signal from the first CMOS inverter, and producing an intermediate signal, and a hysteresis c... | 02/13/2001 |
| 6188254 | Data output buffer with high drivability in semiconductor device Disclosed is a data output buffer improving the drivability, by increasing the power supply voltage and keeping the power supply voltage constant, without being modification and increase of the manufacturing process of the device. Furthermore, the improve... | 02/13/2001 |
| 6184714 | Multiple-bit, current mode data bus A current mode data communication system is disclosed. The current mode data communication system has a transmitter to simultaneously transmit two digital data bits. The two digital data bits are combined to form a current mode signal. The current mode si... | 02/06/2001 |
| 6181156 | Noise suppression circuits for suppressing noises above and below reference voltages A noise suppression circuit for suppressing noises above and below reference voltages is disclosed. The noise suppression circuit for suppressing noises includes a means for generating a power-on-reset signal, a clamping transistor, and a feedback circuit... | 01/30/2001 |
| 6177819 | Integrated circuit driver with adjustable trip point The invention provides an IC driver circuit having an adjustable trip point. The driver circuit automatically adjusts the trip point of the circuit based on the state of the output signal (and thus, by inference, on the state of the input signal), by usin... | 01/23/2001 |
| 6177809 | Redundant input/output driver circuit A first, "known good" reference off-chip driver circuit actuated by an initial logic program (IPL) input signal has an output lead connected as one of the inputs to a comparator circuit for providing a reference off-chip driver output signal. A second off... | 01/23/2001 |
| 6177810 | Adjustable strength driver circuit and method of adjustment An output buffer, in accordance with the present invention includes a first driver circuit for coupling a first voltage to an output when the first driver circuit is turned on, and a second driver circuit for coupling a second voltage to the output when t... | 01/23/2001 |
| 6175598 | Output noise control scheme for multiple I/O's An output noise control circuit with significantly reduced power/ground bounce characteristics when multiple outputs thereof are being simultaneously switched is provided. The output noise control circuit includes a plurality of output buffers each being ... | 01/16/2001 |
| 6172516 | Output buffering apparatus and method An output buffer capable of reducing the noise and distortion of buffered output data while operating at high speed, and a buffering method performed in the output buffer are provided. An output buffer for buffering input data and outputting buffered inpu... | 01/09/2001 |
| 6169421 | Complementary metal-oxide semiconductor buffer A CMOS buffer for interfacing TTL-standard signals and capable of driving a high capacitance load such as a transmission line with low switching noise and low power consumption. The CMOS buffer includes two CMOS branch circuits that control the operation ... | 01/02/2001 |
| 6166563 | Method and apparatus for dual mode output buffer impedance compensation A method and circuit for programming an output buffer having a first output driver for producing a first signaling level with a first programmable strength and a second output driver for producing a second signaling level with a second programmable streng... | 12/26/2000 |
| 6160416 | Full CMOS slew rate controlled input/output buffer An output buffer circuit including an input node, an output stage, an output node that is connected to the output stage, and a control circuit that controls voltage variations during the rising and falling edges of the output signal. The control circuit c... | 12/12/2000 |
| 6147513 | Method and circuit for logic input buffer A novel logic input buffer having independent DC input trip points (e.g., VIL and VIH), reduced cross current during signal transitions, shorter propagation delay, and improved noise performance. The input buffer includes a set of in... | 11/14/2000 |
| 6137317 | CMOS driver A CMOS input/output driver having constant output impedance, the driver comprising a drive pMOSFET and a drive nMOSFET for driving an output node HIGH and LOW, an pMOSFET having a drain coupled to the output node and switchable so that its gate is coupled... | 10/24/2000 |
| 6133767 | Digital driver circuit for an integrated circuit An integrated driver circuit for driving different capacitive loads, which includes a setting element. The setting element develops a setting signal S for a given numerical measure signal M. The numerical measure signal M is developed by an input device, ... | 10/17/2000 |
| 6133757 | High-speed and low-noise output buffer A high-speed and low-noise output buffer with a slew control function in coordination with a GTL+ signal specification according to the invention. In the output buffer, general and speed driving elements concurrently drives a last output element. As an in... | 10/17/2000 |
| 6133749 | Variable impedance output driver circuit using analog biases to match driver output impedance to load input impedance A programmable variable impedance output driver circuit uses analog biases to match driver output impedance to load input impedance. A current mirror is used to obtain a measurement of an external resistance value for matching the impedance of a driven lo... | 10/17/2000 |
| 6130541 | Adaptive driver with capacitive load sensing and method of operation An adaptive output driver includes circuitry for sensing the capacitive loading of a driver circuit and then adjusting the drive output so that the output signal possess a desired slew rate. In one embodiment, the circuit of the present invention includes... | 10/10/2000 |
| 6127862 | Programmable impedance circuit The programmable impedance circuit of the present invention includes a dummy resistance element dummy buffer means including a plurality of buffer portions, each buffer portion having a serial circuit made of a transistor and a resistance element, a binar... | 10/03/2000 |
| 6127861 | Duty cycle adaptive data output buffer The present invention relates to a duty cycle adaptive data output buffer of a semiconductor device in which the current driving power of the output buffer is adaptively varied with a duty cycle, to effectively improve noise margin at slow duty cycle. The... | 10/03/2000 |