Famous Patents
3M employee and church chorister Art Fry needed something to temporarily mark pages in his hymnal. He was in luck because his colleague, Spencer Silver, accidentally developed a glue that was too weak for other purposes. After initially discouraging consumer response, Post-it Notes became a hit in 1979.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Application No. | Application Title | Issue Date |
| 20110173518 | APPARATUS AND METHOD FOR DETERMINING RELIABIILTY OF DECODED DATA IN COMMUNICATION SYSTEM A method and apparatus for determining the reliability of decoded data in a communication system. The method includes calculating a total sum of absolute values corresponding to Log Likelihood Ratio (LLR) values of received data, generating a first value obtained by mul... | 07/14/2011 |
| 20110041044 | ENCODER, DECODER, AND ENCODING METHOD An encoder and decoder using LDPC-CC (Low Density Parity Check-Convolutional Codes) is disclosed. The encoder exhibits encoding rates realized with a small circuit-scale and a high data reception quality. In the encoder (200), an encoding rate setting unit (25... | 02/17/2011 |
| 20100281347 | VITERBI DETECTOR THAT ASSOCIATES MULTIPLE DATA DEPENDENT NOISE PREDICTION FILTERS WITH EACH POSSIBLE BIT PATTERN A Viterbi detector includes a plurality of possible bit patterns that correspond to branches of a detector trellis and a plurality of data dependent noise prediction filters, with multiple filters of different orders being associated with a given bit pattern. A method o... | 11/04/2010 |
| 20100211857 | ERROR CORRECTION DECODING DEVICE AND REPRODUCTION DEVICE A decoding device which performs error correction decoding of encoded data formed from a combination of an outer code for first error correction and an inner code for second error correction is disclosed. The decoding device has: a demodulator for creating a data series... | 08/19/2010 |
| 20100177615 | MAXIMUM LIKELIHOOD DECODER AND INFORMATION REPRODUCTION APPARATUS In a maximum likelihood decoder, when undersampling occurs, selectors 205 to 207 do not select branch metrics from branch metric calculation sections 202 to 204 but select a value “0”, and a path metric calculation section 208 calc... | 07/15/2010 |
| 20100169745 | SOFT OUTPUT DECODER, ITERATIVE DECODER, AND SOFT DECISION VALUE CALCULATING METHOD A soft output decoder capable of performing decoding with a small computational complexity necessary for likelihood calculation thereby to reduce the scale of the operation circuit and to shorten the processing delay time. The soft output decoder (100) comprises ... | 07/01/2010 |
| 20100169746 | LOW-COMPLEXITY SOFT-DECISION DECODING OF ERROR-CORRECTION CODES A system and method for correcting errors in an ECC block using soft-decision data. In an embodiment, a soft-decision ECC decoding method, uses “soft” data indicative of how reliable bits of data are when read out. Such reliability information may be used to identif... | 07/01/2010 |
| 20100095189 | METHODS AND SYSTEMS FOR MODIFIED MAXIMUM-LIKELIHOOD BASED TBCC DECODING A method and apparatus for decoding of tailbiting convolutional codes (TBCC) are disclosed. The proposed modified maximum-likelihood TBCC decoding technique preserves error correction performance of optimal maximum-likelihood based TBCC decoding, while the computational... | 04/15/2010 |
| 20090319876 | MAXIMUM LIKELIHOOD DECODER AND DECODING METHOD THEREFOR According to one embodiment, a maximum likelihood decoder includes a branch metric calculator, a processor configured to perform addition, comparison, and selection of an output from the branch metric calculator and a path metric memory, and outputs a selection signal f... | 12/24/2009 |
| 20090287984 | Blind Transport Format Detection Based on Decoder Metric The present invention relates to a receiver device and method of detecting a block length of a data block in a data network, wherein a respective theoretical maximum value for a metric of a decoding operation is calculated for each of a plurality of candidate block leng... | 11/19/2009 |
| 20090254797 | Iterative Signal Receiving Method and Related Iterative Receiver Considering both performance and cost of an iterative receiver, the present invention provides an iterative signal receiving method for a wireless communications system. The iterative signal receiving method includes utilizing a channel estimating (CE) process to perfor... | 10/08/2009 |
| 20090199062 | Virtual limited buffer modification for rate matching Virtual limited buffer modification for rate matching. A reduced-size memory module is employed within a communication device to assist in storage of log-likelihood ratios (LLRs) employed in accordance with turbo decoding. This architecture is also applicable to other t... | 08/06/2009 |
| 20090125793 | WIRELESS COMMUNICATION APPARATUS AND WIRELESS COMMUNICATION METHOD The invention is embodied for solving a problem of occurrence of degradation of the reception characteristic caused by the interference signal component if a symbol making a determination error is contained or if an error factor caused by a propagation channel estimatio... | 05/14/2009 |
| 20090044084 | Combined DC restoration double detection and loops A method of double detection in a perpendicular magnetic read channel is disclosed. The method generally includes the steps of (A) generating an intermediate signal by performing a first detection on an input signal of the perpendicular read channel, the first detection... | 02/12/2009 |
| 20090013233 | ERROR RECOVERY STORAGE ALONG A NAND-FLASH STRING Apparatus and methods store error recovery data in different dimensions of a memory array. For example, in one dimension, block error correction codes (ECC) are used, and in another dimension, supplemental error correction codes, such as convolutional codes, are used. B... | 01/08/2009 |
| 20080263430 | Data readout device and data readout method A data readout device generates decoded data based on a decided data bit decided by performing a hard-decision on likelihood data, wherein the likelihood data is generated in accordance with an iterative decoding method corresponding to a turbo-coding process. The itera... | 10/23/2008 |
| 20080259758 | Partial Response Maximum Likelihood Decoding A partial response maximum likelihood decoder, such as a Viterbi decoder, implements a set of combined states where each combined state can represent at least two states from a plurality of complementary sets of states. For each data symbol and each combined state, a Vi... | 10/23/2008 |
| 20080123782 | Maximum likelihood channel estimator A system and method are provided for maximum likelihood estimation in a channel receiving data with inter-symbol interference (ISI). The method receives a serial stream of digital information bits. Decisions are made concerning the received information bit values, which... | 05/29/2008 |
| 20080123781 | Apparatus and method using reduced memory for channel decoding in a software-defined radio system A maximum a posteriori probability (MAP) block decoder for decoding a received data block of input samples. The MAP block decoder segments the received data block into at least a first segment and a second segment and calculates and stores alpha values during forward pr... | 05/29/2008 |
| 20080120531 | METHODS AND APPARATUS FOR SOFT DECISION DECODING USING RELIABILITY VALUES BASED ON A LOG BASE TWO FUNCTION Methods and apparatus are disclosed for soft decision decoding using reliability values based on a log base two function. A signal is processed to determine one or more reliability values for a soft decision decoder by computing one or more log-likelihood ratio (LLR) va... | 05/22/2008 |
| 20080104489 | Maximum likelihood detector, error correction circuit and medium storage device A maximum likelihood decoder creates a decoding target data string and provides error candidates that are effective for an error correction circuit. The decoder has a detector for creating a decoding target data string, and an error candidate extractor for extracting th... | 05/01/2008 |
| 20080104488 | Sliding Window Method and Apparatus for Soft Input/Soft Output Processing In one or more embodiments, a method of processing a soft value sequence according to an iterative soft-input-soft-output (SISO) algorithm comprises carrying out sliding-window processing of the soft value sequence in a first iteration using first window placements and ... | 05/01/2008 |
| 20080092025 | Method and System for Improving Decoding Efficiency in Wireless Receivers The present invention discloses a method and system for improving the decoding efficiency in a wireless receiver to obtain a correct decoded data string. The method comprises generating an active state metric matrix of a receiving codeword, calculating a differential me... | 04/17/2008 |
| 20080049870 | RFID decoding subsystem with decode module A radio frequency identification (RFID) decoding subsystem includes a pre-decode module and a decode module. The pre-decode module is coupled to process down-converted RFID signals into pre-decoded baseband data. The decode module is coupled to: enable a counting proces... | 02/28/2008 |
| 20080040651 | Encoding apparatus, decoding apparatus, encoding method, decoding method, and storage device An ECC decoder outputs, to a likelihood substituting unit, information on data in data blocks that is corrected to be valid. Based on the information, the likelihood substituting unit substitutes likelihood corresponding to the data corrected to be valid by the maximum ... | 02/14/2008 |
| 20080028282 | RECEIVER ARCHITECTURE HAVING A LDPC DECODER WITH AN IMPROVED LLR UPDATE METHOD FOR MEMORY REDUCTION The present invention provides a reduced memory implementation for the min-sum algorithm compared to traditional hardware implementations. The improvement includes innovative MIN_SUM method with reduced memory requirements suitable of computer implementation that combin... | 01/31/2008 |
| 20070300139 | Unified stopping criteria for binary and duobinary turbo decoding in a software-defined radio system A decoding process for decoding a received block of N systematic binary data samples or N systematic duobinary data samples using a maximum a posteriori probability (MAP) decoding algorithm. The decoding process calculates a set of four log-likelihood values using the c... | 12/27/2007 |
| 20070288833 | Communication channel with reed-solomon encoding and single parity check A communication channel including Reed-Solomon (RS) and single-parity-check (SPC) encoding/decoding. Multiple RS codewords are combined and then SPC encoded into an RS/SPC array. A soft-input soft-output (SISO) channel detector detects the RS/SPC encoded bits and provid... | 12/13/2007 |
| 20070283232 | METHOD FOR NEAR MAXIMUM-LIKELIHOOD SEQUENTIAL DECODING A method for near maximum-likelihood sequential decoding is provided. According to the method, paths unlikely to become the maximum-likely path are deleted during decoding through a level threshold to reduce decoding complexity. Besides, the method performs maximum-like... | 12/06/2007 |
| 20070234189 | System and method for reducing false alarm in the presence of random signals System and methods for reducing false alarm in the presence of random signals are disclosed. Various embodiments are operable to receive via a data interface a data block having at least one frame, normalize soft bits of the data block and re-encode decoder output bits ... | 10/04/2007 |
| 20070234188 | Maximum likelihood decoding device, signal evaluating method, and reproducing apparatus A maximum likelihood decoding device including Viterbi detecting means performing bit detection from a reproduced signal in which bit information is reproduced, the Viterbi detecting means variably setting reference levels used for branch metric calculation according to... | 10/04/2007 |
| 20070192670 | Decoding device and decoding method The decoding device decoding coded data coded by a low density parity check code by using a plurality of parity check matrixes, comprises a pattern storing unit storing information about the parity check matrix and the segmentation pattern of the parity check matrix, wh... | 08/16/2007 |
| 20070162836 | Arithmetic circuit An arithmetic circuit includes a NOR circuit for outputting 1-bit inverted logical OR sf from all of a first bit group x(6) to x(10) containing 0 or more high-order bit of a path metric value composed of a plurality of bits, an inverter for inverting each ... | 07/12/2007 |
| 20070136648 | Iterative decoding receiver reducing complexity of partial sphere decoding in spatial multiplexing system and method thereof The present invention relates to an iterative decoding receiver for reducing complexity of a partial sphere decoding operation in a spatial multiplexing system, and a method thereof. In the present invention, an iterative detection and decoding (IDD) method using a cost... | 06/14/2007 |
| 20070133718 | Soft decision demapping method suitable for higher-order modulation for iterative decoder and error correction apparatus using the same Provided are a soft decision demapping method suitable for higher-order modulation for an iterative decoder and an error correction apparatus using the same, which are capable of preventing performance deterioration of repetition codes using an efficient technique. The ... | 06/14/2007 |
| 20070136649 | Apparatus and method for computing LLR Provided are an apparatus and method for efficiently computing a log likelihood ratio (LLR) using the maximum a posteriori (MAP) algorithm known as block combining. The method includes the steps of: calculating alpha values, beta values and gamma values of at least two ... | 06/14/2007 |
| 20070124657 | Decoding device, decoding method, and receiving apparatus A decoding apparatus includes a first decoder and a second decoder performing iterative decoding on each of a plurality of code blocks, each as a decoding unit, contained in a transport block, and a stop/end determination section determining whether or not to stop itera... | 05/31/2007 |
| 20070124656 | Generic maximum aposteriori probability decoder for use in software-defined radio systems A reconfigurable maximum a-posteriori probability (MAP) calculation circuit that reuses the arithmetic logic unit (ALU) hardware to calculate forward state metrics (alpha values), backward state metrics (beta values), and extrinsic information (lambda values) for the tr... | 05/31/2007 |
| 20070067703 | Method and apparatus for termination of iterative turbo decoding In the method for termination of turbo decoding, a plurality of first LLR values (Lai(k)) of a-priori information and a plurality of second LLR values (Lei(k)) of extrinsic information are called up. A value is determined for ... | 03/22/2007 |
| 20070055919 | Embedded state metric storage for MAP decoder of turbo codes A method, an embedded state metric storage, is used for MAP (Maximum A Posterior)-based decoder of turbo codes to reduce the memory requirement of state metric storage. For MAP decoder, this method comprises selecting any state metric from the updated state metrics for ... | 03/08/2007 |
