Quotables
"Man will not fly for 50 years."
Wilbur Wright ; 1901
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Application No. | Application Title | Issue Date |
| 20120131382 | MEMORY CONTROLLER AND INFORMATION PROCESSING SYSTEM A information processing system comprises a memory module having a plurality of unit memory regions, a memory controller, connected to the memory module via memory interface, configured to control access to the memory module, an error detector, which is in the memory co... | 05/24/2012 |
| 20120072778 | DIAGNOSIS SYSTEM FOR REMOVABLE MEDIA DRIVE Systems and methods are provided for performing diagnostics on a removable media drive. An example system includes a monitoring unit configured to collect information about a media access to the media drive and a media access to a removable media contained in the media ... | 03/22/2012 |
| 20120054556 | MIGRATING ENCODED DATA SLICES FROM A RE-PROVISIONED MEMORY DEVICE OF A DISPERSED STORAGE NETWORK MEMORY A method begins by a processing module monitoring a reprovisioned memory device that has been reprovisioned from a legacy storage protocol to an error coding dispersed storage protocol. The method continues with the processing module determining a data migration scheme ... | 03/01/2012 |
| 20120042211 | Controlling a Solid State Disk (SSD) Device A mechanism is provided for controlling a solid state disk. A failure detector detects a failure in the solid state disk. Responsive to failure detector detecting a failure, a status degrader sets a degraded status indicator for the solid state disk. Responsive to the d... | 02/16/2012 |
| 20120023374 | INFORMATION PROCESSING DEVICE EQUIPPED WITH WRITE-BACK CACHE AND DIAGNOSIS METHOD FOR MAIN MEMORY OF THE SAME The embodiments provide a failure diagnosis method for a main memory in an information processing device equipped with a write-back cache. According to the method, an application program stored in the main memory is divided by the storage size of write-back cache, and t... | 01/26/2012 |
| 20110320862 | Edram Macro Disablement in Cache Memory Embedded dynamic random access memory (EDRAM) macro disablement in a cache memory includes isolating an EDRAM macro of a cache memory bank, the cache memory bank being divided into at least three rows of a plurality of EDRAM macros, the EDRAM macro being associated with... | 12/29/2011 |
| 20110314338 | DATA COLLISIONS IN CONCURRENT PROGRAMS Described are techniques for detecting data collisions between a first portion and a second portion of an application executing on a computer, the first portion and the second portions executing concurrently with respect to each other. While the first portion and second... | 12/22/2011 |
| 20110296249 | SELECTING A CONFIGURATION FOR AN APPLICATION There is provided a computer-implemented method for selecting from a plurality of full configurations of a storage system an operational configuration for executing an application. An exemplary method comprises obtaining application performance data for the application ... | 12/01/2011 |
| 20110289349 | System and Method for Monitoring and Repairing Memory Monitoring and repairing memory includes selecting a first memory bank comprising a plurality of memory cells to analyze. The plurality of memory cells are copied from the first memory bank to a second memory bank, wherein a request to access the first memory bank is re... | 11/24/2011 |
| 20110289358 | STORING DATA IN MULTIPLE DISPERSED STORAGE NETWORKS A method begins by a processing module identifying a plurality of dispersed storage networks (DSNs) for storing copies of dispersed storage encoded data based on global data retrieval accesses of the copies of the dispersed storage encoded data. The method continues wit... | 11/24/2011 |
| 20110289359 | RECONFIGURING DATA STORAGE IN MULTIPLE DISPERSED STORAGE NETWORKS A method begins by a processing module determining access performance to copies of dispersed storage encoded data, wherein the copies of the dispersed storage encoded data are stored in a set of a plurality of dispersed storage networks (DSNs). The method continues with... | 11/24/2011 |
| 20110283150 | STORAGE APPARATUS AND METHOD FOR CONTROLLING THE SAME An objective is to allow a storage apparatus to accurately locate a failure site upon occurrence of a failure. Provided is a storage apparatus 10 including: a controller 11 that performs data input and data output into and from a storage drive 171 i... | 11/17/2011 |
| 20110276742 | Characterizing Multiple Resource Utilization Using a Relationship Model to Optimize Memory Utilization in a Virtual Machine Environment An approach is provided that uses a hypervisor to allocate a shared memory pool amongst a set of partitions (e.g., guest operating systems) being managed by the hypervisor. The hypervisor retrieves memory related metrics from shared data structures stored in a memory, w... | 11/10/2011 |
| 20110276837 | METHODS AND SYSTEM FOR VERIFYING MEMORY DEVICE INTEGRITY A method and system for verifying memory device integrity includes identifying at least one memory block corresponding to at least one memory location within a memory device. The memory block is associated with a portion of a file and a checksum representing data within... | 11/10/2011 |
| 20110271138 | SYSTEM AND METHOD FOR HANDLING SYSTEM FAILURE A system and a method for handling a system failure are disclosed. The method is adapted for an information handling system having a basic input and output system and a micro-controller. The method includes the following steps: sending, via the micro-controller, a signa... | 11/03/2011 |
| 20110264963 | SYSTEM FOR CHECKING A PROGRAM MEMORY OF A PROCESSING UNIT A system for checking a program memory) of a processing unit includes a check module, and the processing unit is made up of an instruction counter connected to the check module. The check module has a register connected to a first changeover switch that sets the registe... | 10/27/2011 |
| 20110264950 | CHECK OPERATION DISPERSED STORAGE NETWORK FRAME A method begins by a processing module generating a payload section of a dispersed storage network (DSN) frame regarding a check request operation by generating one or more slice name fields of the payload section to include one or more slice names corresponding to one ... | 10/27/2011 |
| 20110258410 | Selective Management Controller Authenticated Access Control to Host Mapped Resources An information handling system includes a host mapped general purpose input output (GPIO), a shared memory, a board management controller, and a cryptography engine. The host mapped GPIO includes a plurality of registers. The board management controller is in communicat... | 10/20/2011 |
| 20110258491 | TEST APPARATUS AND TEST METHOD A test apparatus includes: a test executing section executing a test on the device under test; a fail memory storing a test result outputted by the test executing section, the fail memory implementing an interleave technology for interleaving accesses to a plurality of ... | 10/20/2011 |
| 20110252280 | INTELLIGENT LUN GENERATION AND MANAGEMENT An apparatus for generating and managing logical units (LUNs) in a storage network environment is disclosed herein. In one embodiment, such an apparatus includes an identification module to identify a type of LUN, one or more servers that will access the LUN, and a stor... | 10/13/2011 |
| 20110219269 | COMPUTER SYSTEM AND CONTROL METHOD THEREOF A computer system having a plurality of devices including a data storage part which includes a plurality of cells to store data, and a controller to inspect whether there is a defective cell in the data storage part if a condition to execute a cell inspection function i... | 09/08/2011 |
| 20110202789 | PROCESSOR-MEMORY UNIT FOR USE IN SYSTEM-IN-PACKAGE AND SYSTEM-IN-MODULE DEVICES An apparatus and method for a processor-memory unit for use in system-in-package (SiP) and system-in-package (SiP) integrated circuit devices. The apparatus includes a processing module, a memory module and a programmable system module. The programmable system module is... | 08/18/2011 |
| 20110179311 | INJECTING ERROR AND/OR MIGRATING MEMORY IN A COMPUTING SYSTEM In some embodiments a request is received to perform an error injection or a memory migration, a mode is entered that blocks requests from agents other than a current processor core or thread, the error is injected or the memory is migrated, and the mode that blocks req... | 07/21/2011 |
| 20110179310 | STORAGE SYSTEM DETECTING PHYSICAL STORAGE DEVICE SUFFERING FAILURE, AND METHOD OF PERFORMING PROCESSING FOR ADDITIONAL STORAGE DEVICE PROVISION In a storage system, a first loop and a second loop are connected to a controller, and at least one of the first loop and the second loop is connected to existing storage devices (which are physical storage devices other than additional storage devices, which are physic... | 07/21/2011 |
| 20110173484 | SOLID-STATE MASS STORAGE DEVICE AND METHOD FOR FAILURE ANTICIPATION A solid-state mass storage device and method of operating the storage device to anticipate the failure of at least one memory device thereof before a write endurance limitation is reached. The method includes assigning at least a first memory block of the memory device ... | 07/14/2011 |
| 20110167305 | Methods and Apparatus for Soft Data Generation for Memory Devices Based on Performance Factor Adjustment Methods and apparatus are provided for soft data generation for memory devices based on a performance factor adjustment. At least one soft data value is generated for a memory device, by obtaining at least one read value; and generating the soft data value based on the ... | 07/07/2011 |
| 20110154123 | System and Method for Protecting Users of Data Storage Systems Against Know Problems Methods and apparatus automatically identify certain types of data storage system problems, such as a flawed storage device or an incompatibility between a data storage system and a data storage device or an incompatibility between the storage system and a user computer... | 06/23/2011 |
| 20110138222 | DATA STORAGE DEVICES AND METHODS FOR POWER-ON INITIALIZATION Methods and systems are disclosed to generate a data map for a data storage device. A data map may be generated by scanning, during a power-on initialization process, data units of data stored on a data storage medium of a data storage device. The scanning may start fro... | 06/09/2011 |
| 20110126056 | PROCESSOR PERFORMANCE ADJUSTMENT SYSTEM AND METHOD The present invention performance enhancement and reliability maintenance system and method pushes a processor to its maximized performance capabilities when performing processing intensive tasks (e.g., 3D graphics, etc). For example, a clock speed and voltage are incre... | 05/26/2011 |
| 20110119531 | Architecture, System And Method For Compressing Repair Data In An Integrated Circuit (IC) Design Architecture, system and method for providing compression of repair data in an IC design having a plurality of memory instances. In one embodiment, the repair data storage method includes determining repair data for each of the memory instances and compressing the repai... | 05/19/2011 |
| 20110099417 | Memory Device and Method for Repairing a Semiconductor Memory A block repair device is used in a Dynamic Random Access Memory (DRAM) having a primary array with a defective cell and a redundant array with a redundant row. The block repair device stores a block repair configuration that determines the dimensions (e.g., the number o... | 04/28/2011 |
| 20110087928 | SYSTEMS AND METHODS FOR MANAGING STALLED STORAGE DEVICES Embodiments relate to systems and methods for managing stalled storage devices of a storage system. In one embodiment, a method for managing access to storage devices includes determining that a first storage device, which stores a first resource, is stalled and transit... | 04/14/2011 |
| 20110083039 | MEMORY SYSTEMS AND METHODS OF DETECTING DISTRIBUTION OF UNSTABLE MEMORY CELLS A circuit is operated to detect unstable memory cells from among a plurality of memory cells in at least one page. A determination is made from an initial status of data stored in a memory cell whether no read error occurs when the data is read at a standard read voltag... | 04/07/2011 |
| 20110078512 | METHOD AND APPARATUS FOR DISPERSED STORAGE MEMORY DEVICE UTILIZATION A method begins by a processing module receiving data for storage. The method continues with the processing module determining storage metadata regarding the data the method continues with the processing module. The method continues with the processing module determinin... | 03/31/2011 |
| 20110047400 | Systems and Methods to Efficiently Schedule Commands at a Memory Controller Systems and methods to respond to schedule commands at a memory controller are disclosed. A transmission error between a first memory controller port and a first redrive device may be detected. A first corrective action may be initiated at the first memory controller po... | 02/24/2011 |
| 20110029813 | CIRCUITS AND METHODS FOR PROCESSING MEMORY REDUNDANCY DATA An interface processes memory redundancy data on an application specific integrated circuit (ASIC) with self-repairing random access memory (RAM) devices. The interface includes a state machine, a counter, and an array of registers. The state machine is coupled to a red... | 02/03/2011 |
| 20110022898 | NON-VOLATILE MEMORY SYSTEM WITH SELF TEST CAPABILITY In a non-volatile memory system, test data may be retrieved by means of a circuit without the help of firmware. The circuit is triggered into action when it detects an abnormality in the processor or host interface. In such event, it formats the self test or status sign... | 01/27/2011 |
| 20110010583 | ERROR DETECTION, DOCUMENTATION, AND CORRECTION IN A FLASH MEMORY DEVICE A memory device has an error documentation memory array that is separate from the primary memory array. The error documentation memory array stores data relating to over-programmed bits in the primary array. When the over-programmed bits in the primary array are erased,... | 01/13/2011 |
| 20100313076 | SCANNING REASSIGNED DATA STORAGE LOCATIONS An aspect of the present disclosure relates to scanning reassigned data storage locations. In one example, a reassignment table is accessed to identify a deallocated data storage location and scan the deallocated data storage location for media defects.... | 12/09/2010 |
| 20100313077 | ERROR SCANNING IN FLASH MEMORY Various embodiments include methods, apparatus, and systems to scan at least a portion of a memory device for potential errors when a condition for scanning is met. The condition may be dependent on one or more of a number of read operations, a number of write operation... | 12/09/2010 |
