A fork with timer for providing a cue to a user after an elapsed period of time for indicating that another bite of food using the fork may be taken.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Application No. | Application Title | Issue Date |
| 20120127183 | Distribution Processing Pipeline and Distributed Layered Application Processing The present invention contemplates a variety of improved methods and systems for distributing different processing aspects of layered application, and distributing a processing pipeline among a variety of different computer devices. The system uses multiple devices reso... | 05/24/2012 |
| 20110316864 | MULTITHREADED SOFTWARE RENDERING PIPELINE WITH DYNAMIC PERFORMANCE-BASED REALLOCATION OF RASTER THREADS A multithreaded rendering software pipeline architecture dynamically reallocates regions of an image space to raster threads based upon performance data collected by the raster threads. The reallocation of the regions typically includes resizing the regions assigned to ... | 12/29/2011 |
| 20110298813 | Tile Rendering for Image Processing The time needed for back-end work can be estimated without actually doing the back-end work. Front-end counters record information for a cost model and heuristics may be used for when to split a tile and ordering work dispatch for cores. A special rasterizer discards tr... | 12/08/2011 |
| 20110292063 | ROLLING TEXTURE CONTEXT DATA STRUCTURE FOR MAINTAINING TEXTURE DATA IN A MULTITHREADED IMAGE PROCESSING PIPELINE A multithreaded rendering software pipeline architecture utilizes a rolling texture context data structure to store multiple texture contexts that are associated with different textures that are being processed in the software pipeline. Each texture context stores state... | 12/01/2011 |
| 20110285701 | Stereo-Matching Processor Using Belief Propagation In accordance with at least some embodiments of the present disclosure, a processor for performing stereo matching of a first image and a second image is described. The processor may include a first pipeline stage configured to generate data costs associated with a firs... | 11/24/2011 |
| 20110249010 | UTILIZATION OF A GRAPHICS PROCESSING UNIT BASED ON PRODUCTION PIPELINE TASKS A method includes performing a task in response to a request of a secondary user interface of a secondary device. The method also includes calculating a utilization of a graphics processing unit of a machine based on the task performed by the graphics processing unit. T... | 10/13/2011 |
| 20110234592 | Systems And Methods For Providing An Enhanced Graphics Pipeline An enhanced graphics pipeline is provided that enables common core hardware to perform as different components of the graphics pipeline, programmability of primitives including lines and triangles by a component in the pipeline, and a stream output before or simultaneou... | 09/29/2011 |
| 20110169841 | SILICON CHIP OF A MONOLITHIC CONSTRUCTION FOR USE IN IMPLEMENTING MULTIPLE GRAPHIC CORES IN A GRAPHICS PROCESSING AND DISPLAY SUBSYSTEM A silicon chip of a monolithic construction for use in implementing a multiple core graphics processing and display subsystem in a computing system having a CPU, a system memory, an operating system (OS), a CPU bus, and a display device with a display surface. The compu... | 07/14/2011 |
| 20110164184 | DISPLAY DRIVING ARCHITECTURES A display driving architecture that can include two graphics pipelines with an optional connection between them to provide a mirrored mode. In one embodiment, one of the two pipelines can be automatically configured (e.g. routed in one of a plurality of ways, such as ro... | 07/07/2011 |
| 20110148889 | Method and System for Improving Display Underflow Using Variable Hblank Methods and apparatus for improving the effects of display underflow using a variable horizontal blanking interval are disclosed. One embodiment of the present invention is a method of display that includes detecting a data ready signal that indicates availability of di... | 06/23/2011 |
| 20110134120 | METHOD AND COMPUTING DEVICE FOR CAPTURING SCREEN IMAGES AND FOR IDENTIFYING SCREEN IMAGE CHANGES USING A GPU A method for identifying changes between a current image and a previous image comprises generating a mask using a graphics processing unit, the mask identifying differences between the current and previous images using the graphics processing unit to identify at least a... | 06/09/2011 |
| 20110109637 | PROCESSING DEVICE, PROCESSING METHOD AND COMPUTER READABLE MEDIUM A processing device has plural processing modules executing a processing; and plural connectors each having a linking section, an associating section, and a controller. The linking section is able to link with at least one other connector at an input side or an output s... | 05/12/2011 |
| 20110102437 | Performing Parallel Shading Operations A graphics processing pipeline may include at least two or more pipes, such that a lower frequency operation may be executed on one pipe while a higher frequency operation in the same instruction stream is executed at the same time on another pipe. In some cases, the lo... | 05/05/2011 |
| 20110090232 | GRAPHICS PROCESSING SYSTEMS WITH MULTIPLE PROCESSORS CONNECTED IN A RING TOPOLOGY Multiple graphics processors in a graphics processing system are interconnected in a unidirectional or bidirectional ring topology, allowing pixels to transferred from any one graphics processor to any other graphics processor. The system can automatically identify one ... | 04/21/2011 |
| 20110084973 | Saving, Transferring and Recreating GPU Context Information Across Heterogeneous GPUs During Hot Migration of a Virtual Machine A system and method are disclosed for recreating graphics processing unit (GPU) state information associated with a migrated virtual machine (VM). A VM running on a first VM host coupled to a first graphics device, comprising a first GPU, is migrated to a second VM host... | 04/14/2011 |
| 20110080416 | Methods to Facilitate Primitive Batching One embodiment of the present invention sets forth a technique for splitting a set of vertices into a plurality of batches for processing. The method includes receiving one or more primitives each containing an associated set of vertices. For each of the one or more pri... | 04/07/2011 |
| 20110080415 | INTER-SHADER ATTRIBUTE BUFFER OPTIMIZATION One embodiment of the present invention sets forth a technique for reducing the amount of memory required to store vertex data processed within a processing pipeline that includes a plurality of shading engines. The method includes determining a first active shading eng... | 04/07/2011 |
| 20100302246 | GRAPHICS PROCESSING UNIT WITH DEFERRED VERTEX SHADING Techniques are described for processing graphics images with a graphics processing unit (GPU) using deferred vertex shading. An example method includes the following: generating, within a processing pipeline of a graphics processing unit (GPU), vertex coordinates for ve... | 12/02/2010 |
| 20100302261 | Fixed Function Pipeline Application Remoting Through A Shader Pipeline Conversion Layer Systems, methods and computer readable media are disclosed for sending a client graphics data across a remote session for an application, where the application makes fixed function pipeline API calls and the client and server support shader pipeline API calls for the re... | 12/02/2010 |
| 20100277486 | DYNAMIC GRAPHICS PIPELINE AND IN-PLACE RASTERIZATION A pluggable graphics system is described herein that leverages high-end graphical capabilities of various mobile devices while keeping overhead for handling the variations to a negligible level. The pluggable graphics system breaks a graphics pipeline into functional bl... | 11/04/2010 |
| 20100265259 | Generating and resolving pixel values within a graphics processing pipeline A graphics processing apparatus 2 includes graphics processing pipelines 8. The graphics processing pipelines 8 include a programmable hardware stage 12, a pipeline memory 22 and writeback circuitry 16. Programmable resolving ci... | 10/21/2010 |
| 20100238188 | Efficient Display of Virtual Desktops on Multiple Independent Display Devices Methods having corresponding apparatus and computer-readable media embodying instructions executable by a computer to perform the methods comprise placing content of a window of a virtual desktop generated by a graphical user interface into an OpenGL scene; rendering th... | 09/23/2010 |
| 20100220103 | MEMORY SYSTEM AND METHOD FOR IMPROVED UTILIZATION OF READ AND WRITE BANDWIDTH OF A GRAPHICS PROCESSING SYSTEM A system and method for processing graphics data which requires less read and write bandwidth. The graphics processing system includes an embedded memory array having at least three separate banks of single-ported memory in which graphics data are stored. A memory contr... | 09/02/2010 |
| 20100164965 | RENDERING MODULE FOR BIDIMENSIONAL GRAPHICS, PREFERABLY BASED ON PRIMITIVES OF ACTIVE EDGE TYPE A graphics module for the rendering of a bidimensional scene on a displaying screen is described, comprising a sort-middle-type graphics pipeline, said graphics pipeline comprising: a first rasterizer module so configured as to convert an edge-type input primitive recei... | 07/01/2010 |
| 20100149311 | Holographic Display with Communications Holographic display with which voice and holographic image over internet protocol (VHIOIP) services or communications are provided.... | 06/17/2010 |
| 20100149195 | LOAD BALANCING IN MULTIPLE PROCESSOR RENDERING SYSTEMS Methods and systems for allocating workloads in a pixel sequential rendering system comprising a plurality of processors are disclosed. Such workloads typically comprise a raster pixel image comprising a plurality of graphical objects. For each scan line (540) of... | 06/17/2010 |
| 20100131787 | Adaptive Power Consumption Techniques A method for adapting power consumption of a processor based upon an application demand is provided. The method initiates with determining an application demand based upon a current processing operation. Then, a time interval associated with the application demand is de... | 05/27/2010 |
| 20100110084 | PARALLEL PIPELINE GRAPHICS SYSTEM The present invention relates to a parallel pipeline graphics system. The parallel pipeline graphics system includes a back-end configured to receive primitives and combinations of primitives (i.e., geometry) and process the geometry to produce values to place in a fram... | 05/06/2010 |
| 20100110083 | Metaprocessor for GPU Control and Synchronization in a Multiprocessor Environment Included are embodiments of systems and methods for processing metacommands. In at least one exemplary embodiment a Graphics Processing Unit (GPU) includes a metaprocessor configured to process at least one context register, the metaprocessor including context managemen... | 05/06/2010 |
| 20100060651 | Pipelined image processing engine The present invention related to processing image frames through a pipeline of effects by breaking the image frames into multiple blocks of image data. The example method includes generating a plurality of blocks from each frame, processing each block through a pipeline... | 03/11/2010 |
| 20100045683 | HARDWARE TYPE VECTOR GRAPHICS ACCELERATOR Techniques, apparatus and system are described for providing a hardware-type vector graphics acceleration. In one aspect, a hardware-type vector graphics accelerator includes graphics processing modules to communicate with a controller unit. The graphics processing modu... | 02/25/2010 |
| 20100026692 | HYBRID GRAPHIC DISPLAY A method of displaying graphics data is described. The method involves accessing the graphics data in a memory subsystem associated with one graphics subsystem. The graphics data is transmitted to a second graphics subsystem, where it is displayed on a monitor coupled t... | 02/04/2010 |
| 20090322751 | SHADER INTERFACES Allocation of memory registers for shaders by a processor is described herein. For each shader, registers are allocated based on the shader's level of complexity. Simpler shader instances are restricted to a smaller number of memory registers. More complex shader instan... | 12/31/2009 |
| 20090315909 | Unified Shader Engine Filtering System Each row of a row based shader engine comprises a shader pipe array, a texture filter, and a level one texture cache system. The shader pipe array accepts texture requests for a specified pixel from a resource and performs associated rendering calculations, outputting t... | 12/24/2009 |
| 20090309896 | Multi Instance Unified Shader Engine Filtering System With Level One and Level Two Cache Apparatus and systems utilizing multiple shader engines where each shader engine comprises multiple rows of shader engine filters combined with level one and level two cache systems. Each unified shader engine filter comprises a shader pipe array, and a texture mapping ... | 12/17/2009 |
| 20090231348 | Image Processing with Highly Threaded Texture Fragment Generation A circuit arrangement and method support a multithreaded rendering architecture capable of dynamically routing pixel fragments from a pixel fragment generator to any pixel shader from among a pool of pixel shaders. The pixel fragment generator is therefore not tied to a... | 09/17/2009 |
| 20090231349 | Rolling Context Data Structure for Maintaining State Data in a Multithreaded Image Processing Pipeline A multithreaded rendering software pipeline architecture utilizes a rolling context data structure to store multiple contexts that are associated with different image elements that are being processed in the software pipeline. Each context stores state data for a partic... | 09/17/2009 |
| 20090231332 | PROCESSING 3D GRAPHICS SUPPORTING FIXED PIPELINE Techniques, apparatus and system for processing 3D graphics are provided. A graphics processor includes a fixed pipeline code generator to convert an application programming interface (API) supporting a fixed pipeline into first microcodes, a shader pipeline code genera... | 09/17/2009 |
| 20090225089 | MULTI-CONTEXT GRAPHICS PROCESSING A method of managing multiple contexts for a single mode display includes receiving a plurality of tasks from one or more applications and determining respective contexts for each task, each context having a range of memory addresses. The method also includes selecting ... | 09/10/2009 |
| 20090189909 | Graphics Processor having Unified Cache System Graphics processing units (GPUs) are used, for example, to process data related to three-dimensional objects or scenes and to render the three-dimensional data onto a two-dimensional display screen. One embodiment, among others, of a unified cache system used in a GPU c... | 07/30/2009 |