Bizarre Patents
A method to tenderize meat with an explosive shockwave.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Application No. | Application Title | Issue Date |
| 20120068750 | SWITCHING CIRCUITS, LATCHES AND METHODS Switching circuits, latches and methods are provided, such as those that may respond to an input signal that transitions from a first binary level to a second binary level. One such switching circuit may have a metastable state that is closer to a first voltage correspo... | 03/22/2012 |
| 20120032720 | METHOD FOR POWER REDUCTION AND A DEVICE HAVING POWER REDUCTION CAPABILITIES A device that includes a dual edge triggered flip-flop that has state retention capabilities, the dual edge triggered flip-flop includes: a retention latch that includes a first inverter, a second inverter and a first transfer gate; wherein the first and second inverter... | 02/09/2012 |
| 20110210776 | Clock Integrated Circuit The clock circuit of an integrated circuit operates with variations such as temperature, ground noise, and power noise. Various aspects of an improved clock integrated circuit address one or more of the variations in temperature, ground noise, and power noise.... | 09/01/2011 |
| 20110156787 | ENABLE PIN USING PROGRAMMABLE HYSTERESIS IMPROVEMENT An apparatus for providing programmable hysteresis control using an enable pin of a device is disclosed. An enable pin is configured to receive an input signal to enable and disable an associated device responsive to the input signal. A current sink is attached to the e... | 06/30/2011 |
| 20110043252 | SELF-TIMED TRIGGER WITH SINGLE-RAIL DATA INPUT A self-timed implementation of single-stage and two-stage self-timed triggers with single-rail data input is provided. This is achieved by a circuit containing storage unit with element indicating transition termination, single-rail data input, control input, data outpu... | 02/24/2011 |
| 20100117703 | MULTI-MODE SINGLE-ENDED CMOS INPUT BUFFER Techniques reduce the effects of power supply noise on a signal provided by a single-ended complementary metal-oxide semiconductor (i.e., CMOS) input buffer circuit capable of receiving an input signal having one of a variety of acceptable formats, while generating the ... | 05/13/2010 |
| 20100052743 | SEMICONDUCTOR INTEGRATED CIRCUIT AND CIRCUIT OPERATION METHOD The power consumption of a data sampling unit that selects a phase of a clock signal appropriate for sampling payload data is reduced at an input interface. A semiconductor integrated circuit includes an input interface and internal core circuits. The input interface in... | 03/04/2010 |
| 20090284294 | CROSS-CORRELATION OF SIGNALS USING EVENT-BASED SAMPLING A sub-circuit for facilitating the synchronization of event-based samples of signals in a cross-correlation circuit utilizing event-based sampling is provided. The sub-circuit alternatively integrates one of the signals to be cross-correlated and alternates between the ... | 11/19/2009 |
| 20090237135 | SCHMITT TRIGGER HAVING VARIABLE HYSTERESIS AND METHOD THEREFOR A Schmitt trigger has a first inverter, a second inverter, a bias means, and a transistor. The inverter has an input and an output. The second inverter has an input coupled to the output of the first inverter and has an output. The bias means provides a first bias volta... | 09/24/2009 |
| 20090196375 | Supply independent Schmitt trigger RC oscillator Embodiments of the present invention provide an oscillator circuit having a steady output frequency that is independent of the supplied voltage. This oscillator includes a Schmitt trigger circuit which may be implemented within an integrated circuit of a wireless termin... | 08/06/2009 |
| 20080238513 | Hysteresis Circuit Without Static Quiescent Current A hysteresis circuit including a comparator and capacitive voltage divider circuit. The capacitive voltage divider circuit includes a first capacitor coupled between an input terminal and a positive comparator input, a second capacitor coupled between ground and the pos... | 10/02/2008 |
| 20080180135 | Hysteresis circuit applied to comparator and amplifier circuit thereof A hysteresis circuit applied to a comparator and an amplifier circuit thereof are provided. A hysteresis circuit is disposed on a positive feedback path of the comparator, such that the comparator resists noise interferences, and the hysteresis circuit has a feature of ... | 07/31/2008 |
| 20080074162 | DATA LATCH CIRCUIT WITH A PHASE SELECTOR The present invention provides a data latch circuit. The data latch circuit includes a first data latch unit, a second data latch unit, a third data latch unit, and a phase selector. The first data latch unit is used for latching a first input data according to a first ... | 03/27/2008 |
| 20080048746 | Hysteresis Comparator with Programmable Hysteresis Width A digitally programmable hysteresis comparator a includes digitally programmable variable resistor. One or more control bits are operable to modify the resistance of the variable resistor, and such modification is operable to modify the hysteresis width of the comparato... | 02/28/2008 |
| 20070241794 | NOVEL COMPARATOR CIRCUIT WITH SCHMITT TRIGGER HYSTERESIS CHARACTER A circuit and a method are provided to produce a novel comparator with Schmitt trigger hysteresis character. The circuit includes a current source which controls the magnitude of current flow through this comparator circuit. It has a first logic device which is turned O... | 10/18/2007 |
| 20070164801 | Low hysteresis center offset comparator Disclosed is a low hysteresis center offset comparator, comprising a first switch device, a differential amplifier, a second switch device, a general comparator, a first inverter and a second inverter. By means of the components, a hysteresis window with the low hystere... | 07/19/2007 |
| 20060232313 | Schmitt trigger circuit in soi This invention relates to a trigger circuit with hysteresis using the semiconductor on insulator technology, characterised in that it comprises at least two CMOS inverter stages, each inverter stage being composed of a first branch comprising at least one P-channel junc... | 10/19/2006 |
| 20060170462 | RELIABILITY COMPARATOR WITH HYSTERESIS A comparator circuit includes a reference generator connecting to a first source providing a first voltage. The reference generator is operative to generate a reference signal and includes a control circuit selectively operable in at least a first mode or a second mode ... | 08/03/2006 |
| 20060158236 | Schmidt trigger circuit having sensitivity adjusting function and semiconductor device including the same To maintain the noise removal characteristic of a Schmidt trigger circuit stably. There are provided a Schmidt trigger circuit 10 constituted from a Vp/Vn setting unit 11 for determining the threshold level of an input signal and an RS latch unit 12... | 07/20/2006 |
| 20060109041 | CURRENT COMPARATOR WITH HYSTERESIS A hysteresis current comparator includes a first current comparison unit, a second current comparison unit, and a control circuit connected to the two current comparison units. The first current comparison unit compares a first reference current with an input current an... | 05/25/2006 |
| 20060091924 | HYSTERESIS COMPARATOR AND RESET SIGNAL GENERATOR In some examples, a hysteresis comparator includes a series resistor portion including a plurality of resistors for dividing a power supply voltage, the series resistor portion generating a first midpoint voltage and a second midpoint voltage higher than the first midpo... | 05/04/2006 |
| 20060076995 | Adjustable switchpoint receiver A signal detector circuit and digital signal receiver implementing the same. In one embodiment the digital signal receiver includes a switch point detector having a detector output and including a transistor array comprising one or more pull-up branches and one or more ... | 04/13/2006 |
| 20060017482 | Compensated schmitt trigger circuit for providing monotonic hysterisis response A compensated Schmitt Trigger circuit for providing a monotonic hysterisis response, the circuit including a plurality of transistors connected in series and coupled to a common input signal at their control inputs, a feedback circuit connected to the output of the plur... | 01/26/2006 |
| 20050264334 | Semiconductor integrated circuit using latch circuit with noise tolerance A latch circuit includes a first circuit configured to generate a first output signal from a first input signal and to generate a second output signal from a second input signal; and a first logic circuit connected with the first circuit, and configured to generate a fi... | 12/01/2005 |
| 20050218950 | Hysteresis-type input circuit Hysteresis circuit 10 is composed of three inverters 40, 42, 44. Node NB in hysteresis circuit 10 is connected to the input terminal of transition-detecting part 14 of transmission control part 12. Transition-detecting part ... | 10/06/2005 |
| 20050212579 | High hysteresis width input circuit The present invention is constructed of a first input circuit having a higher logic level VIH made up of a first inverter circuit 22 controlled by an input signal and an N-type MOSFET 16 controlled by a latch circuit 24 which stores a pre... | 09/29/2005 |
| 20050206422 | Enable pin using programmable hysteresis improvement An apparatus for providing programmable hysteresis control using an enable pin of a device is disclosed. An enable pin is configured to receive an input signal to enable and disable an associated device responsive to the input signal. A current sink is attached to the e... | 09/22/2005 |
| 20050184782 | Differential input receiver The differential input receiver provides constant symmetrical hysteresis over a wide input signal range. The differential input receiver includes a pair of complementary differential comparators having common input terminals, a pair of series connected complementary cur... | 08/25/2005 |
| 20050162207 | Hysteresis comparator circuit An input voltage is applied to an inverting input terminal of a comparator having no hysteresis. A first constant voltage is divided by resistors to create a reference voltage. The reference voltage is applied to a non-inverting input terminal of the comparator through ... | 07/28/2005 |
| 20050127970 | Input/output block with programmable hysteresis An Input Output Block (IOB) provides programmable hysteresis to support multiple IO standards including a differential amplifier having one input coupled to an input signal and its second input coupled to a complementary input signal in the case of differential signalli... | 06/16/2005 |
| 20050116755 | Hysteresis circuit device The present invention provides one hysteresis circuit device. The hysteresis circuit device includes an input voltage level generator, a switch, and a comparator. The input voltage level generator is used to receive an input signal and output a high input voltage and a ... | 06/02/2005 |
| 20050104641 | Schmitt trigger circuit realized with low-voltage devices for high-voltage signal application The present invention relates to a Schmitt trigger circuit. The proposed Schmitt trigger circuit can receive the high-voltage input signal but it is consisted by only using the low-voltage devices with thin gate oxide. For example, it is implemented in a 0.13 μm 1V/2.5... | 05/19/2005 |
| 20050093602 | Low power input with hysteresis circuit and methods therefor A low power input with hysteresis circuit provides input hysteresis (for instance, from supply voltage ranges of 0.8 volt to 5.5 volts), while reducing the high-current region and the overall power consumption of an electronic device. The present invention utiliizes res... | 05/05/2005 |
| 20050012535 | Semiconductor integrated circuit device A semiconductor integrated circuit device with a buffer circuit is disclosed, which comprises a pre-buffer configured to receive an input signal from a front-stage circuit, a drive buffer having a first PMOS transistor and a first NMOS transistor connected in series bet... | 01/20/2005 |
