Famous Patents
3M employee and church chorister Art Fry needed something to temporarily mark pages in his hymnal. He was in luck because his colleague, Spencer Silver, accidentally developed a glue that was too weak for other purposes. After initially discouraging consumer response, Post-it Notes became a hit in 1979.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6456274 | Multi-media editing system for edting at least two types of information A text processing system has display of text as a page of characters. The user interface comprises a set of editing actions that are activatable by mouse and/or keyboard actuations. Furthermore, secondary display modes are provided for audio or fax, which... | 09/24/2002 |
| 6314279 | Frequency offset image rejection An approach for providing image rejection during signal down conversion involves phase shifting quadrature signals at a frequency other than the down converted center frequency. One or more phase shifters coupled to a summer/subtractor provide forty five ... | 11/06/2001 |
| 6229864 | Phase locked loop lock condition detector A lock condition detector for determining whether two signals are within a specified lock condition includes a phase detector which determines whether the first and second signals are within a prescribed phase condition and a frequency detector which dete... | 05/08/2001 |
| 6218894 | Voltage and/or current reference circuit A reference circuit contains a PTAT (Proportional To Absolute Temperature) core. In the PTAT core there is a difference between the currents densities flowing through a first and second transistor. This difference results in a difference in junction volta... | 04/17/2001 |
| 6215343 | Delay locked loop A delay locked loop comprising a chain (CHN) of at least two delay elements (DL1 -DLN), of which a first delay element (DL1) has an input for receiving a reference signal (phi0), and of which a last delay element (DLN... | 04/10/2001 |
| 6211737 | Variable gain amplifier with improved linearity A circuit includes a transconductance stage which converts an input signal power into a signal current and supplies it to an output of the circuit. A current diverting circuit branch is coupled to selectively divert the current from the transconductance s... | 04/03/2001 |
| 6208350 | Methods and apparatus for processing DVD video A 3D graphics accelerator is modified to support MPEG-2 video decoding in a computer system configured to playback a DVD data stream. The methods and apparatus modify the 3D graphics accelerator to conduct motion compensation and/or YUV 4:2:0 to YUV 4:2:2... | 03/27/2001 |
| 6205167 | Apparatus and method for code tracking in an IS-95 spread spectrum communications system A pseudo-noise generator (516) generates an on-time component, an early component and a late component of a pseudo-noise code signal in response to an error signal. The on-time component is routed to a deinterleave and demodulate device (210) which demodu... | 03/20/2001 |
| 6205070 | Current sense amplifier A memory in an integrated circuit contains a current sense amplifier. The current sense amplifier contains a first and second input transistor with cross-coupled gates and drains, each transistor having a source coupled to a respective memory bit line. Th... | 03/20/2001 |
| 6198267 | Current generator for delivering a reference current of which the value is proportional to the absolute temperature A current generator for delivering a reference current of which the value is proportional to the absolute temperature comprises first and second bipolar transistors (Q1, Q2) which are biased respectively by first and second current s... | 03/06/2001 |
| 6198359 | Oscillator with cross-coupling by diodes An oscillator arrangement is described including a resonant circuit having two poles from which an oscillation generated in the oscillator arrangement can be taken and including a differential amplifier of two emitter-coupled transistors having two collec... | 03/06/2001 |
| 6193609 | Hand held control unit for controlling a display screen-oriented computer game, and a display screen-oriented computer game having one or more such control units A hand-held control unit is used to control a display screen-oriented computer game. The unit comprises a housing with a front side, a set of control members lying generally flush with the front side for through actuating thereof controlling actions of in... | 02/27/2001 |
| 6191659 | Integrated oscillator with reduced jitter An oscillator in an integrated circuit in which the oscillator signal is taken from the output of a comparator, and the decision level of the comparator is determined by the voltage difference between the input of the comparator and the substrate of the i... | 02/20/2001 |
| 6185522 | Method and system for emulating microcontrollers A method for emulating a non-bond-out version of a microcontroller that has a standard port, a microcontroller allowing such emulating, and a system for executing the emulation. For emulating a non-bond-out version of a microcontroller, a standard port is... | 02/06/2001 |
| 6182152 | Method and system for synchronizing concurrent sequential processes using intraprocess update operations and inter-process adapt operations Concurrent sequential processes synchronize by intra-process amend operations and inter-process operations. To each interactive subset of processes a part of an associated I/O channel is assigned. Each inter-process operation includes one or more update o... | 01/30/2001 |
| 6147559 | Noise figure and linearity improvement technique using shunt feedback A shunt-feedback technique is provided for improving noise figure and linearity of electronic circuits, such as amplifiers and mixers. An input common-emitter transconductance stage of an electronic circuit has a transistor, and a degeneration impedance p... | 11/14/2000 |
| 6148047 | DC offset compensation for zero if quadrature demodulator The present invention provides dc offset compensation circuit (800) for a zero IF FM quadrature demodulator in an AMPS cellular mobile telephone system. A frequency offset is introduced to remove modulation inherent dc components from supervisory audio to... | 11/14/2000 |
| 6147518 | Current comparator A current comparator comprises first (1) and second (2) inputs for receiving input currents to be compared. During a first phase (1a) of a clock period the input currents are sensed and stored on first (N1,S7) and second (N2,S8) current memory circuits. O... | 11/14/2000 |
| 6143651 | Method of manufacturing a semiconductor device with a multilayer wiring A method of manufacturing a semiconductor device with a multilayer wiring (6, 11, 14) with aluminum conductor tracks (7, 12, 15) which are insulated from one another by insulating layers (9, 13). According to the method, an aluminum conductor track (20) p... | 11/07/2000 |
| 6140173 | Method of manufacturing a semiconductor device comprising a ferroelectric memory element The invention relates to a semiconductor device comprising a semiconductor body (3) with a semiconductor element (1) with an electrically conducting region (5) on which a capacitor (2) forming a memory element is present with a lower electrode (11), an ox... | 10/31/2000 |
| 6138000 | Low voltage temperature and Vcc compensated RF mixer An RF mixer utilizing frequency and bias compensation for improved performance characteristics. The RF mixer receives bias signals that are dependent on VCC levels to internally balance the local oscillation received and mix the perfectly bias ... | 10/24/2000 |
| 6137331 | Electronic circuit with dual edge triggered flip-flop The electronic circuit contains dual edge triggered flip-flop, which loads data on both the rising edge and the falling edge of a clock signal. The clock signal is supplied by a clock supply circuit with an enable input and a source input for receiving a ... | 10/24/2000 |
| 6137353 | Linearized integrated FM demodulator using a plurality of cascaded all-pass filters or a bessel filter An approach for demodulating a frequency-modulated signal involves processing a frequency-modulated signal with a phase shifter network to provide a demodulated signal that has a relatively constant amplitude around the center frequency of the frequency-m... | 10/24/2000 |
| 6134688 | Electronic device selectably operable as a sequential logic circuit or a combinatorial logic circuit and circuit testing method An electronic device, with a plurality of logic stages for functional collaboration, is provided with selection means for selectively operating the plurality of stages to form either a sequential logic circuit or a combinatorial logic circuit. This enable... | 10/17/2000 |
| 6133765 | Switched-current memory A switched current memory circuit has an input to which an input current (i) is applied and which is connected via a switch (S1) to the drain electrode of a memory transistor (M). A second switch (S3) is connected between the memory circuit input and the ... | 10/17/2000 |
| 6131173 | Clock domain test isolation The invention relates to an integrated circuit, comprising a number of independent clock domains. Seam circuits are provided in the interface signals paths between the clock domains in order to be able to isolate clock domains from each other during testi... | 10/10/2000 |
| 6130561 | Method and apparatus for performing fractional division charge compensation in a frequency synthesizer Compensating for phase nonalignment between VCO frequency divider and referenced frequency signal in a fractional-N PLL is provided by compensation implemented by a variable charge pump system. Phase comparator logic is configured to turn ON some of the c... | 10/10/2000 |
| 6127838 | IDDQ testable programmable logic arrays The invention relates to an integrated circuit comprising a dynamic CMOS Programmable Logic Array (PLA) with an AND plane and an OR plane. The invention also relates to a method for testing such a circuit. A PLA according to the invention is provided with... | 10/03/2000 |
| 6118341 | Device with common mode feedback for a differential output A functional circuit such as an OP-amp has a differential output. A common mode signal at the differential output is adjusted by means of a common mode feedback circuit coupled between the differential output and the common mode adjustment input. The comm... | 09/12/2000 |
| 6111473 | Integrated circuit comprising an oscillator An integrated circuit (IC) comprising an oscillator (OSC) has a first amplifier (AMP1) and a second amplifier (AMP2). The first and the second amplifier (AMP1, AMP2) each have a non-inverting input, an inverting... | 08/29/2000 |
| 6111470 | Phase-locked loop circuit with charge pump noise cancellation The switching time of a phase-locked loop (PLL) circuit can be reduced by increasing circuit bandwidth. A charge pump system is commonly used in the PLL circuitry to drive the voltage control oscillator (VCO). The increase in bandwidth intensifies the noi... | 08/29/2000 |
| 6111438 | Current memory and circuit arrangement comprising current memories A current memory cell comprises a fine MOS memory transistor (T1) and a coarse MOS memory transistor (T2) connected in series between two power supply rails. Such current memory cells are preferably designed so that the sum of the voltage drops across the... | 08/29/2000 |
| 6108257 | Zero power SRAM precharge A precharge circuit is provided that produces a reference voltage that can be used for the precharge process, without a direct current flow from the supply voltage. In a preferred embodiment of this invention, the precharge circuit precharges one bus to t... | 08/22/2000 |
| 6104081 | Semiconductor device with semiconductor elements formed in a layer of semiconductor material glued on a support wafer A method of manufacturing a semiconductor device which starts with a semiconductor wafer (1) which is provided with a layer of semiconductor material (4) lying on an insulating layer (3) at a first side (2). Semiconductor elements (5) and conductor tracks... | 08/15/2000 |
| 6104330 | Digital to analogue and analogue to digital converters A digital to anologue converter comprises a plurality of current sources (To -Tn) and corresponding selection switches (Do -Dn) which connect the current sources to an output (3). In order to enable a constant c... | 08/15/2000 |
| 6100712 | Output driver circuit with jump start for current sink on demand An output driver circuit for coupling a logic circuit to load includes an input node, an output node for coupling to the load and a pull down switch which discharges the output node in response to a signal received at the input node. A current sink circui... | 08/08/2000 |
| 6097194 | Method and apparatus for obtaining transfer characteristics of a device under test The invention relates to a time domain method for obtaining transfer characteristics of a device under test (DUT). The method comprises the steps of applying a sine sweep and a cosine sweep to an input of the DUT, and measuring response signals at an outp... | 08/01/2000 |
| 6091286 | Fully integrated reference circuit having controlled temperature dependence Mobility in an FET is used as a time standard to develop a resistance (or a transconductance or a current) reference which may be fully integrated and which is temperature stable to an arbitrary desired accuracy (or which varies with temperature in a desi... | 07/18/2000 |
| 6084985 | Method and apparatus for on-line handwriting recognition based on feature vectors that use aggregated observations derived from time-sequential frames A method for on-line handwriting recognition is based on a hidden Markov model and implies the following steps: sensing real-time at least an instantaneous write position of the handwriting, deriving from the handwriting a time-conforming string of segmen... | 07/04/2000 |
| 6081134 | Output stage with self calibrating slew rate control Output stage with self calibrating slew rate control. An output stage comprising a first (1) and a second (2) supply terminal for receiving a supply voltage (SV); a pre-drive circuit (PDS) coupled to an input terminal (IP) for receiving an input signal (V... | 06/27/2000 |
