U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Icon_funbox Bizarre Patents

Patent No. 5687752

Dining Table Having Integral Dishwasher

A space-saving dishwasher, which may be installed within a counter top or table, having a dish-carrying rack that is vertically shiftable through the open top of the dishwasher for facilitating loading and unloading of the dishes.

Newsletter  PatentStorm News

Make the Most of Our Site

See this month's Top Inventors and Most Cited Patents.

Stay on top of the latest innovations by subscribing to an RSS feed.

Registered users: Manage your profile.

 

Attorney: Wallace; Michael


Number of patents: 10
Last date: August 19, 2008

NumberTitleIssue Date
7414430Programmable logic device having an embedded differential clock tree
A clock distribution network having: a backbone clock signal line configured to provide a differential clock signal; multiple branches coupled to the backbone clock signal line for distributing the differential clock signal to multiple programmable function elements...
08/19/2008
7379517Method and apparatus for signaling characteristics of a transmitted signal
A method and apparatus are provided that allow exploitation of the common mode characteristics of a differential transmission network to provide an additional data signal. Signal (MODE) represents either a binary signal or a multi-valued signal to allow signaling of...
05/27/2008
7298168Method and apparatus for error mitigation of programmable logic device configuration memory
A method and apparatus to reduce the probability of programmable logic device (PLD) failure due to single event upset (SEU) of configuration memory. A first portion of configuration memory cells are initially programmed with configuration data, leaving a second port...
11/20/2007
7266624Programmable layered sub-system interface
A programmable layered sub-system interface includes an extension sub-layer module, a physical coding sub-layer module, a physical media attachment module, an input module, an output module, a 1st switch module and a 2nd switch module. The 1
09/04/2007
7236000Method and apparatus for error mitigation of programmable logic device configuration memory
A method and apparatus to reduce the probability of programmable logic device (PLD) failure due to single event upset (SEU) of configuration memory. A first portion of configuration memory cells are initially programmed with configuration data, leaving a second port...
06/26/2007
7187201Programmable logic device suitable for implementation in molecular electronics
Pullup and pulldown structures can be formed using nanoscale programmable junctions. These devices can be integrated into nanoscale circuit designs and can be programmably configured, e.g., desired resistance values set. Additionally, the pullup and pulldown devices...
03/06/2007
7184466Radio frequency data conveyance system including configurable integrated circuits
A data conveyance integrated system that can be utilized in a base station and/or end user devices in a wireless communication system. The integrated system includes first and second integrated circuits (ICs). The first IC includes a first serial-deserial (SERDES) m...
02/27/2007
7142014High frequency XOR with peaked load stage
An apparatus and method of the present invention includes a high frequency exclusive OR (XOR) with a peaked load stage. The peaked load stage coupled to the XOR produces a peaked response at a specified frequency of operation. The high frequency XOR comprises a mixe...
11/28/2006
7142005Method and apparatus for a reference clock buffer system
According to one example embodiment, a buffer, e.g., in a clock/signal distribution apparatus is provided that substantially reduces jitter due to power supply noise. Decoupler and input stage isolates load from the top rail power supply (VDD). In a more ...
11/28/2006
7138835Method and apparatus for an equalizing buffer
A programmable, equalizing buffer is provided having feedback transistors used to vary the transfer function of the equalizing buffer, such that a low pass response of a transmission channel is substantially equalized. A zero in the buffer's transfer function is est...
11/21/2006
 
Sign InRegister
Username  
Password   
forgot password?