Quotables
"Transmission of documents via telephone wires is possible in principle, but the apparatus required is so expensive that it will never become a practical proposition."
Dennis Gabor, British physicist
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8065543 | Method, system, and apparatus for dynamic clock adjustment A method, apparatus, article of manufacture, and system, the method including, in some embodiments, determining an impedance of a power distribution network of a load for a range of frequencies, and adjusting a functionality of the load based on a relationship betwe... | 11/22/2011 |
| 8032660 | Apparatus and method for managing subscription requests for a network interface component In some embodiments, a processor-based system may include at least one processor, at least one memory coupled to the at least one processor, a network interface component, and a management controller. The management controller may be configured to receive informatio... | 10/04/2011 |
| 7984286 | Apparatus and method for secure boot environment In some embodiments, a processor-based system may include at least one processor, at least one memory coupled to the at least one processor, a boot block stored at a first memory location, a capsule update stored at a second memory location, a startup authenticated ... | 07/19/2011 |
| 7984250 | Dynamic updating of thresholds in accordance with operating conditons In some embodiments, a memory control device includes a sensor positioned remotely from a memory device, a register to store an offset value, the offset value corresponding to a difference between a temperature reading of the sensor and an estimated actual temperatu... | 07/19/2011 |
| 7861068 | Method and apparatus for using dynamic workload characteristics to control CPU frequency and voltage scaling An electronic system may include a memory storing processor-executable program code and a processor in communication with the memory and operative in conjunction with the stored program code to determine a number of retired instructions and a number of input/output ... | 12/28/2010 |
| 7729121 | Removable package underside device attach In some embodiments, a stacked package assembly may include a first socket defining an interior cavity, a first semiconductor device coupled to the first socket, a second socket positioned within the interior cavity of the first socket, and a second semiconductor de... | 06/01/2010 |
| 7173639 | Spatial light modulator data refresh without tearing artifacts A pulse width modulation driven display such as a spatial light modulator, which updates pixel data between PWM periods of consecutive frames, to avoid tearing artifacts in the perceived display image. ... | 02/06/2007 |
| 7136211 | Display device with non-linear ramp In some embodiments, a drive circuit may be coupled to a spatial light modulator, wherein the drive circuit provides a non-linear analog ramp signal to the spatial light modulator. Other embodiments are disclosed and claimed. ... | 11/14/2006 |
| 7136515 | Method and apparatus for providing a binary fingerprint image Embodiments of a method and/or apparatus to provide a binary image are disclosed. ... | 11/14/2006 |
| 7133575 | Architecture for processing fingerprint images Embodiments of an architecture for processing gray-level images is disclosed. ... | 11/07/2006 |
| 7133356 | Method and apparatus for reducing EMI emissions Briefly, in accordance with one embodiment, a circuit to encode binary digital signals so as to reduce EMI emissions during signal transmission across a bus or interconnect includes circuitry to apply a pseudo-random pattern of binary digital signals to encode selec... | 11/07/2006 |
| 7134002 | Apparatus and method for switching threads in multi-threading processors An multi-threading processor is provided. The multi-threading processor includes a first instruction fetch unit and a second instruction fetch unit. A multi-thread scheduler unit is coupled to the first instruction fetch unit and the second instruction fetch unit. A... | 11/07/2006 |
| 7112354 | Electron spin mechanisms for inducing magnetic-polarization reversal An apparatus includes a low magnetic-coercivity layer of material (LMC layer) having a majority electron-spin-polarization (M-ESP), an energy-gap coupled with the LMC layer, wherein a flow of spin-polarized electrons having an electron-spin-polarization anti-paralle... | 09/26/2006 |
| 7114011 | Multiprocessor-scalable streaming data server arrangement A multiprocessor-scalable streaming data server arrangement in a multiprocessor data server having N processors, N being an integer greater than or equal to 2, includes implementing N NICs (Network Interface Cards), a first one of the N NICs being dedicated to recei... | 09/26/2006 |
| 7095164 | Display screen Several embodiments in accordance with the invention are disclosed. In one particular embodiment, a display screen for a display is discussed. ... | 08/22/2006 |
| 7065681 | Flexible method for satisfying complex system error handling requirements via error promotion/demotion A signaling mechanism associated with errors in a processor are promoted or demoted based on a set of stored values. ... | 06/20/2006 |
| 7023457 | System and method for intensity control of a pixel An LCOS chip may have a pixel divided into an outer subpixel and an inner subpixel. A driver may independently drive the subpixels. The driving technique may be pulse-width modulation. Because of the pixel is divided into subpixels, pulses of short widths that drive... | 04/04/2006 |
| 7019884 | Light modulator with bi-directional drive A spatial light modulator is adapted to receive bidirectional drive signals. ... | 03/28/2006 |
| 7016304 | Link level retry scheme A link layer system is provided. The link layer system a first link layer control module and a retry queue for storing a transmitted data packet. The retry control module is coupled to the first link layer control module, which directs the retry queue to discard the... | 03/21/2006 |
| 7010678 | Bootstrap processor election mechanism on multiple cluster bus systems A method of electing a bootstrap processor from among a plurality of processor includes creating an atomic access shared location and electing one of said processors as the bootstrap processor. ... | 03/07/2006 |
| 7010656 | Method and apparatus for memory management In some embodiments, an electronic device includes a processor, a physical memory coupled to the processor, and a storage medium coupled to the processor. The storage medium may store instructions which when executed by the processor cause the processor to: survey a... | 03/07/2006 |
| D515557 | Remote control | 02/21/2006 |
| 7003599 | Pipelined, universal serial bus parallel frame delineator and NRZI decoder A pipelined Universal Serial Bus (USB) parallel frame delineator and non-return to zero invert (NRZI) decoder is described. Using a three-stage pipeline and parallel data stream processing, a USB transceiver delineates received asynchronous frame boundaries within a... | 02/21/2006 |
| 7002795 | Low noise heatsink A thermal management device includes a thermally conductive core, a thermally conductive frame positioned around the core, the frame defining at least one opening, and at least one thermally conductive insert disposed in the opening in the frame. ... | 02/21/2006 |
| 7000077 | Device/host coordinated prefetching storage system A system including a data requester and a storage system. The storage system determines which prefetch data to include with demand data, without the data requester specifying the prefetch data, and provides information enabling the data requestor to discern the dema... | 02/14/2006 |
| 6973422 | Method and apparatus for modeling and circuits with asynchronous behavior A netlist model of a physical circuit is provided. The netlist model includes a virtual delay element, wherein the virtual delay element is coupled to an asynchronous circuit element. ... | 12/06/2005 |
| 6952429 | Transaction scheduling for a bus system in a multiple speed environment A method of and apparatus for communicating data using a hub. The method includes determining a first estimated unused capacity left in a first frame in which a second transaction is to be performed between a hub and an agent. The method then includes determining an... | 10/04/2005 |
| 6904484 | Low pin count (LPC) firmware hub recovery A method and apparatus for low pin count firmware hub recovery on a circuit board having a firmware hub includes coupling a firmware hub recovery module having a firmware program onto the circuit board, establishing communication between a central processing unit (C... | 06/07/2005 |
| D503710 | Keyboard | 04/05/2005 |
| 6870762 | Electron spin mechanisms for inducing magnetic-polarization reversal An apparatus includes a low magnetic-coercivity layer of material (LMC layer) having a majority electron-spin-polarization (M-ESP), an energy-gap coupled with the LMC layer, wherein a flow of spin-polarized electrons having an electron-spin-polarization anti-paralle... | 03/22/2005 |
| 6842840 | Controller which determines presence of memory in a node of a data network A system for determining whether a memory is connected to a controller in a node of a data network. In order to utilize non-volatile memory elsewhere in the system, it is possible to eliminate the EEPROM which is normally connected to the controller. In order to ind... | 01/11/2005 |
| 6833563 | Multi-stack surface mount light emitting diodes A surface mount device light emitting diode package is provided. The package includes a circuit board housing attached to a printed circuit board. The circuit board housing supports a first light emitting diode and a second light emitting diode. The light emitting d... | 12/21/2004 |
| 6829143 | Heatsink retention apparatus Some disclosed embodiments include a retention apparatus having a unidirectional locking member, the unidirectional locking member defining a bore therethrough, a post disposed through the bore of the unidirectional locking member, wherein the post is adapted to be ... | 12/07/2004 |
| 6829652 | I2O ISM implementation for a san based storage subsystem A method is provided for processing a remote request by a local processor. The method includes the steps of receiving a remote request from a remote node over a network by a remote aware software driver interface and modifying the remote request with a software conv... | 12/07/2004 |
| 6795592 | Architecture for processing fingerprint images Embodiments of an architecture for processing gray-level images is disclosed. ... | 09/21/2004 |
| 6795106 | Method and apparatus for controlling a video camera in a video conferencing system A video conference station is disclosed comprising an image analyzer and a camera controller. The image analyzer receives video frames from a communicatively coupled first camera, detects the head of one or more conference participants within the received video fram... | 09/21/2004 |
| 6792495 | Transaction scheduling for a bus system A method of and apparatus for communicating data using a hub. The method includes the step of buffering a single transfer request received at a hub during a transaction between the hub and a host controller, where the single transfer request is to be performed betwe... | 09/14/2004 |
| D495327 | Processor-based system | 08/31/2004 |
| 6778107 | Method and apparatus for huffman decoding technique Numerous embodiments for a method of performing Huffman decoding are disclosed. ... | 08/17/2004 |
| 6771664 | Transaction scheduling for a bus system in a multiple speed environment A method of and apparatus for communicating data using a hub. The method includes determining a first estimated unused capacity left in a first frame in which a second transaction is to be performed between a hub and an agent. The method then includes determining an... | 08/03/2004 |
