Quotables
"Rail travel at high speeds is not possible because passengers, unable to breathe, would die of asphyxia."
Dionysius Lardner, Professor of Natural Philosophy and Astronomy at University College, London ; 1830
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6240068 | Method for automatically aggregating objects A method for automatically aggregating objects and determining a hierarchical organization of these objects and aggregates by exploiting known or computed priorities and correlations.... | 05/29/2001 |
| 6239449 | Quantum dot infrared photodetectors (QDIP) A photodetector capable of normal incidence detection over a broad range of long wavelength light signals to efficiently convert infrared light into electrical signals. It is capable of converting long wavelength light signals into electrical signals with... | 05/29/2001 |
| 6233431 | Radio page receiver with automatic cyclical turn on The present invention relates to a radio receiver for receiving a radio signal, a first circuit for beating the signal to zero intermediate frequency in phase and quadrature shifted signals, a circuit for amplifying the in phase and quadrature shifted zer... | 05/15/2001 |
| 6230139 | Tactile and visual hearing aids utilizing sonogram pattern recognition Presenting audio signals to a user is comprised of receiving audio signals to be presented, separating the audio signals into plural discrete frequency components extending from a low frequency to a high frequency, translating each of the frequency compon... | 05/08/2001 |
| 6218904 | Biasing scheme for GAASFET amplifier A bias circuit for a pair of field effect transistor (FET) stages comprising a circuit for AC coupling a signal amplified by a first stage to the input of a second stage, a power source for supplying DC operating current to both of the stages in series, a... | 04/17/2001 |
| 6211840 | Crossed-drooping bent dipole antenna An antenna comprising at least one dipole, the dipole comprising a pair of arms drooping relative to a plane orthogonal to a central axis, end portions of the arms being bent back toward the central axis. In one form of the invention the arms are bent bac... | 04/03/2001 |
| 6208304 | Aircraft mounted dual blade antenna array An aircraft mounted antenna system comprising a plurality of linear blade antenna arrays mounted on an upper portion of an aircraft fuselage. The blade arrays are symmetrically placed on the fuselage about a plane vertically bisecting the upper portion of... | 03/27/2001 |
| 6201990 | Electrical impedance tomography method A method of imaging an object contained in a medium, having a specific impedance which is different from the specific impedance of the medium, comprising applying current to the medium at various locations at a surface of the medium, extracting current at... | 03/13/2001 |
| 6191424 | Irradiation apparatus for production line use A production line irradiation apparatus used to sterilize medical equipment, food or agricultural and waste materials. The apparatus is compact in size and allows a continuous throughput of products to be irradiated, while preventing harmful radiation fro... | 02/20/2001 |
| 6185297 | Low power dialer A telephone dialer for connection to a public switched telephone network (PSTN) and to a station apparatus, for receiving digits dialed from the station apparatus and for adding digits or substituting digits for the dialed digits and for redialing digits ... | 02/06/2001 |
| 6181298 | Top-fed quadrafilar helical antenna An improved top fed quadrafilar helical antenna that provides circular polarization with near uniform gain over the upper hemisphere. The antenna comprises a pair of crossed printed circuit boards with two feed lines and two horizontal arms per board and ... | 01/30/2001 |
| 6150965 | Serial to parallel converter enabled by multiplexed flip-flop counters A parallel to serial converter comprising a parallel word latch for receiving a series of words comprised of parallel data words, a shift register for receiving the parallel data words and for storing bits of a parallel data word in a series of shift regi... | 11/21/2000 |
| 6145393 | Floated gimbal optical platform The invention is a floated gimbal instrument platform that provides a stable optical path for optical instruments. The instrument platform has an outer vessel with a transparent viewing port, an inner vessel also with a transparent viewing port, a transpa... | 11/14/2000 |
| 6144738 | Telephone handset with enhanced handset/handsfree receiving and alerting audio quality A handset comprising a sealed unit receiver and a loudspeaker, first apparatus for providing sound from the receiver to the ear of a user when the ear of the user is sealed to the handset, and second apparatus for providing sound from both the receiver an... | 11/07/2000 |
| 6141289 | Structure of random access memory formed of multibit cells The invention is an integrated circuit data storage array with storage cells disposed in an array of rows and columns with each cell having a number of subcells. The physical location of the subcells substantially reduces the space taken by horizontal dat... | 10/31/2000 |
| 6134153 | Bi-directional data bus scheme with optimized read and write characters A bi-directional global data bus scheme for use in a random access memory which optimizes the performance of the data path for read and write operations while offering a uniform read and write frequency to the external processor or controller is presented... | 10/17/2000 |
| 6128171 | Gate-coupled structure for enhanced ESD input/output pad protection in CMOS ICs An electrostatic discharge protection circuit comprising a static discharge input node, a first NMOS FET having its drain connected to the input node and its source and substrate connected to Vss, a first switch apparatus comprised of a first PMOS FET and... | 10/03/2000 |
| 6128766 | High speed cyclic redundancy check algorithm A method of determining an error detection code (EDC) on incoming data which includes a reserved bit field, comprising applying the incoming data to inputs of both an input data CRC (IDC) calculator and to an input data and reserved field CRC (IDRC) calcu... | 10/03/2000 |
| 6104277 | Polysilicon defined diffused resistor A resistor having a diffused impurity region in a semiconductor substrate, an insulated gate surrounding and defining the resistor, and a pair of separated conductive contacts to the diffused region within the boundary of the insulated gate for applying a... | 08/15/2000 |
| 6104527 | High efficiency bandwidth doubled and gain flattened silica fiber amplifier A broadband light amplifier comprising a pair of signal transmission and amplification arms, one for carrying a short wavelength signal in a short optical wavelength band and another for carrying a longer wavelength signal in a longer optical wavelength b... | 08/15/2000 |
| 6098195 | Multiple recent event age tracking method and apparatus A method of detecting an alarm indication signal in a bitstream when the detection criterion is that a specified event occurs less than a predetermined number of times in a sliding window of a specified number of time periods comprising: tracking the age ... | 08/01/2000 |
| 6091743 | Bandwidth broadened and power enhanced low coherence fiberoptic light source An optical light source signal generator comprising an optical amplification medium for generating amplified spontaneous emission (ASE), having forward and backward light propagating ports for outputting output and backward optical light respectively, a r... | 07/18/2000 |
| 6091803 | Architecture for robust voice CTI A computer controlled telephone apparatus comprised of a processor controlled telephone set, apparatus for interfacing the telephone set to a telephone network, a computer for interfacing the telephone set, comprising a stored telephony service program fo... | 07/18/2000 |
| 6087868 | Digital delay locked loop An improved edge-triggered fully digital delay locked loop (DLL), which maintains reliable synchronization from startup and in spite of system clock jitter is described. An internal clock signal is synchronized with a reference clock signal by propagating... | 07/11/2000 |
| 6084860 | Method for determining the drop rate, the transit delay and the break state of communications objects A method of analyzing a communication network that determines a mean drop rate in a device x by polling each device from a network management computer (NMC) which is in communication with the network, and processing signals in the NMC to determine a drop ... | 07/04/2000 |
| 6075419 | High speed wide tuning range multi-phase output ring oscillator A ring oscillator comprising: a plurality of sub-feedback loops, each comprising a pair of serially connected inverters and a feedback inverter having its input coupled to the output of the pair of inverters and its output connected to the input of the pa... | 06/13/2000 |
| 6075748 | Address counter cell An address counter cell for use in burst mode operation in a synchronous DRAM is described which, in response to a falling edge of a system clock, simultaneously loads address inputs into an external address master latch and an internal address master lat... | 06/13/2000 |
| 6075851 | Organization chart based call information routing A method of routing calls, messages or information (call routing) comprising storing in a memory a database representing a relationship or organization roles, including names of persons filling the roles and call directory numbers associated with the role... | 06/13/2000 |
| 6058050 | Precharge-enable self boosting word line driver for an embedded DRAM The invention relates to word line drivers found in embedded dynamic random access memories (DRAM) of application specific integrated circuits (ASICs). The invention is a method of programming the time at which the boosted voltage interval begins, and the... | 05/02/2000 |
| 6052073 | Serial to parallel converter enabled by multiplexed flip-flop counters A serial to parallel converter comprising a serial shift register for receiving an incoming serial stream of bits, a parallel word latch for receiving in parallel bits stored by the shift register, when enabled by an enable signal at an enable time, and f... | 04/18/2000 |
| 6046988 | Method of determining the topology of a network of objects A method of determining network topologies comprising monitoring traffic received by devices connected in the network and traffic emitted out of the devices, correlating traffic out of the devices with traffic into the devices, indicating a network commun... | 04/04/2000 |
| 6037888 | High accuracy digital to analog converter combining data weighted averaging and segmentation A method of digital to analog conversion comprising switching binary weighted groups of first current sources of a first array of sources to an output in accordance with least significant bits of a digital input signal, driving the binary weighted groups ... | 03/14/2000 |
| 6038394 | Condition handling using script interpreters A hybrid method is described that allows for the combination of both source-compiled and source-interpreted code in the execution of computer programs. While traditional practice has dictated otherwise, code does not need to be either solely interpreted o... | 03/14/2000 |
| 6035040 | System and method for decryption in the symbol domain A method of decrypting data comprising encrypting bit-wise data, using a first plural bit mask, modulating the data into symbol format, and transmitting the symbol format data to a receiving apparatus, in a receiving apparatus, rotating a current received... | 03/07/2000 |
| 6020921 | Simple gamma correction circuit for multimedia A gamma correction circuit comprising circuit apparatus for approximating in linear translation circuits successive nonlinear portions of a gamma correction curve, apparatus for applying an input luminance (Y) signal to the circuit apparatus, and selectio... | 02/01/2000 |
| 6011433 | Generalized procedure for the calibration of switched capacitor gain stages Within the field of integrated circuits used in amplifiers, a structure and improved method for calibrating a switched capacitor gain stage wherein the time required to self-calibrate a switched capacitor gain stage and the associated structure are reduce... | 01/04/2000 |
| 5991226 | Address counter cell An address counter cell for use in burst mode operation in a synchronous DRAM is described which, in response to a falling edge of a system clock, simultaneously loads address inputs into an external address master latch and an internal address master lat... | 11/23/1999 |
| 5987065 | Adaptive equalizer An equalizer comprising a pair of high pass filters for receiving an input signal, each filter having gain, a first of the filters having gain which is substantially flat within its passband, a second of the filters having gain over a range of its passban... | 11/16/1999 |
| 5987231 | Method of printing user input data on preprinted forms A method of printing user data on a preprinted form comprising: scanning a preprinted form into a computer, and storing pixel data representing the form in a memory, indicating and storing the coordinates of data entry spaces of the scanned form, entering... | 11/16/1999 |
| 5987117 | Method of dynamic load sharing between systems with automatic telephone call distributors A method of sharing a load of incoming calls to a first automatic call distribution (ACD) system with a second ACD system, comprising: establishing at each of the first and second ACD systems divert start service levels each comprising an average wait tim... | 11/16/1999 |
