Did You Know...
...that the inventor of the electric motor was a blacksmith named Thomas Davenport? Described as "a brilliantly unsuccessful inventor", Davenport invented the first rotary electric motor. In 1836 he headed out -- on foot -- from his Vermont home to file a patent application at the Patent Office in Washington, D.C. By the time he got there, he had squandered away his money and couldn't afford the $30 filing fee so he turned around and went home. When he later mailed in his application with money he'd raised, the Patent office was destroyed in a fire. He did finally get credit for his invention on Feb. 5, 1837.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8185512 | Prioritization of search requests using search templates A method, a computer system, and a computer program product that prioritizes search requests to a database directory by assigning the search requests to one or more templates. Attributes of the search requests, such as an IP address, the portion of the database to w... | 05/22/2012 |
| 8161525 | Method and system for architecting a secure solution A system and method of designing a secure solution which meets the needs of a customer but which is appropriate and repeatable and may use components which are insecure or not trusted. In its preferred embodiment, the security system includes subsystems selected fro... | 04/17/2012 |
| 8086998 | transforming meta object facility specifications into relational data definition language structures and JAVA classes A meta object facility file is parsed into a plurality of schema elements. For each schema element, it is determined that the definition of the schema element is complete. A computing artifact usable in a database description language database table or a J | 12/27/2011 |
| 8035490 | Communication and filtering of events among peer controllers in the same spatial region of a sensor network In a wireless tag identification and processing architecture and infrastructure, a method and system that eliminates redundant reporting and processing of the same event observed by different reader/sensors. Reader/sensors and their respective connected controllers ... | 10/11/2011 |
| 8024882 | Machine-printable, pop-out tabbed indexed dividers A machine-printable sheet material having pop-out index tabs. The index tabs have a printable region on a face of the sheet material opposite from the face from which the index tabs will pop-out. Each index tab is perforated along its perimeter except at a fold line... | 09/27/2011 |
| 7962842 | Method and systems for accessing data by spelling discrimination letters of link names A method for marking hyperlinks, for creating an associated link spelling table, and for accessing the address of a marked hyperlink. A portion of text is selected and the hyperlinks of the selected text are identified. Then a link spelling table is created and a se... | 06/14/2011 |
| 7895483 | Software memory leak analysis using memory isolation A computerized method, program product, and a service that allocates and isolates leaky memory during the execution of an application in a data processing system. A memory controller having several components first identifies a leaky section of memory and delegates ... | 02/22/2011 |
| 7894599 | Enhanced data security with redundant inclusive data encryption segments A computerized method, program product, and a service to protect critical data by first splitting the data into N streams. A partitioning algorithm is applied to each stream to remove a portion of the data, the portion removed from one stream being included in anoth... | 02/22/2011 |
| 7865346 | Instruction encoding in a hardware simulation accelerator A hardware simulation accelerator to simulate logic designs, a method to encode instructions for use in the hardware simulation accelerator, and a computer program product having code of the method by which the hardware simulation accelerator can read encoded instru... | 01/04/2011 |
| 7840673 | Method and apparatus for management of hosted applications A method and apparatus is disclosed for managing administrative data transfers to/from hosted applications. Administrative data transfers (ADT) include: application maintenance and electronic data transfers (EDT). In an embodiment of the invention an application man... | 11/23/2010 |
| 7827447 | Sliding window mechanism for data capture and failure analysis A computerized method, program product, and an autonomic data processing system for archiving real-time log data immediately upon the occurrence of an event. An application is executing and a logging application is obtaining real-time log data. The real-time log dat... | 11/02/2010 |
| 7805690 | Method for generating compiler, simulation, synthesis and test suite from a common processor specification A hardware/software design tool converts an electronic design specification and zero or more technology specifications into realization of the electronic design in computer hardware, software and firmware. It compiles design and logic technology specifications into ... | 09/28/2010 |
| 7752798 | See-through periscope for sighting-in optical or open sights on a firearm A see-through periscope for sighting-in optical sights or open sights by co-aligning one type of sighting system with the other type. The small see-through periscope is preferably used with firearms that have two conditions: (1) the rifle must be equipped with open ... | 07/13/2010 |
| 7661032 | Adjusting sliding window parameters in intelligent event archiving and failure analysis A computerized method, program product, and an autonomic data processing system that oversees real-time log data acquired by a logging application of an executing computer program. In response to an event occurring, the logging application communicates the occurrenc... | 02/09/2010 |
| 7069523 | Automated selection and placement of memory during design of an integrated circuit A tool for designing integrated circuits that optimizes the placement and timing of memory blocks within the circuit. Given a manufactured slice that has a number of blocks already diffused and logically integrated, the memory generation tool herein automatically co... | 06/27/2006 |
| 7055113 | Simplified process to design integrated circuits A set of tools is provided herein that produces useful, proven, and correct integrated semiconductor chips. Having as input either a customer's requirements for a chip, or a design specification for a partially manufactured semiconductor chip, the tools generate the... | 05/30/2006 |
| 7007241 | Display device with a focus buoy facility Data processing system comprising at least a processing unit executing simultaneously a number of application programs, a memory for storing the application programs, a display subsystem for displaying on a screen a plurality of windows associated respectively with ... | 02/28/2006 |
| 6959428 | Designing and testing the interconnection of addressable devices of integrated circuits A register address generation tool is used during the design of semiconductor products. For those registers and/or memories that are addressable on a bus, the register address generation tool creates the interconnect RTL, header files, static timing analysis constra... | 10/25/2005 |
| 6823502 | Placement of configurable input/output buffer structures during design of integrated circuits A tool for designing an integrated circuit and semiconductor product that generates correct RTL for I/O buffer structures in consideration of the requirements of diffused configurable I/O blocks and/or I/O hardmacs of the product. Given either a slice description of... | 11/23/2004 |
