Did You Know...
...In 1790, the cost to obtain a patent was between $4 and $5.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8185820 | System and/or method for document generation Embodiments of methods, apparatuses, devices and systems associated with document generation are disclosed. For example, methods, apparatuses, devices, and systems associated with formatting content for display are disclosed. Including method apparatuses, devices, a... | 05/22/2012 |
| 8185741 | Converting transport level transactional security into a persistent document signature Briefly, in accordance with one or more embodiments, a transport level transactional security may be converted into a persistent document signature. In one embodiment, a digital signature of an electronic mail message may be saved in a file attached to the electroni... | 05/22/2012 |
| 8185497 | Distributed storage system with web services client interface A distributed, web-services based storage system. A system may include a web services interface configured to receive, according to a web services protocol, a given client request for access to a given data object, the request including a key value corresponding to ... | 05/22/2012 |
| 8182514 | Dampener system for a posterior stabilization system with a fixed length elongated member Dynamic posterior stabilization systems are described. A dynamic posterior stabilization system may include bone fasteners and a dampener system. The dampener system may include a fixed length elongated member. The dampener system may also include one or more dampen... | 05/22/2012 |
| 8181158 | Viewing and modifying transactional variables Transactional programming promises to substantially simplify the development and maintenance of correct, scalable, and efficient concurrent programs. Designs for supporting transactional programming using transactional memory implemented in hardware, software, and a... | 05/15/2012 |
| 8180947 | USB on-the-go controller A USB (Universal Serial Bus) controller technique for implementing OTG (On-The-Go) functionality is provided. The device may have an EHCI (Enhanced Host Controller Interface) compliant host control unit, and an OTG control unit to implement an OTG state machine part... | 05/15/2012 |
| 8180944 | Guest interrupt manager that records interrupts for guests and delivers interrupts to executing guests In an embodiment, a system comprises a memory system and a guest interrupt manager. The guest interrupt manager is configured to receive an interrupt message corresponding to an interrupt that is targeted at a guest executable on the system. The guest interrupt mana... | 05/15/2012 |
| 8180872 | Common data model for heterogeneous SAN components System and method for providing a common data model for SAN discovery and/or SAN monitoring information collected from heterogeneous SAN components. In one embodiment, a SAN management server may execute on a host computer and may translate data in one or more vendo... | 05/15/2012 |
| 8180734 | Prioritization of backup tasks in a global de-duplication backup system Various embodiments of a system and method for initiating backup tasks to backup data from a plurality of client computer systems are described. The backup tasks may be initiated in an order specified by a ranking of the client computer systems according to their re... | 05/15/2012 |
| 8180177 | Seam-based reduction and expansion of images using parallel processing of retargeting matrix strips Systems, methods, and computer-readable storage media for resizing images using seam carving techniques may access a pre-computed retargeting matrix for an input image that associates each pixel of the input image with a cost order of a horizontal and/or vertical se... | 05/15/2012 |
| 8178489 | Formulation for aviptadil The present invention relates to pharmaceutical formulations of Aviptadil and its derivatives. The stability of the Aviptadil formulation was shown to be improved by a formulation having a defined concentration of Aviptadil prepared in a buffer having a defined pH r... | 05/15/2012 |
| 8176410 | System and/or method for content cropping Embodiments of methods, apparatuses, devices and systems associated with content cropping are disclosed. One exemplary method comprises extracting one or more portions of content from a first file and cropping at least one portion of the one or more portions of cont... | 05/08/2012 |
| 8176304 | Mechanism for performing function level reset in an I/O device An I/O device having function level reset functionality includes a host interface that may include a master reset unit, a plurality of client interfaces, each corresponding to one or more functions, and a plurality of hardware resources. Each hardware resource may b... | 05/08/2012 |
| 8176264 | Software transactional memory for dynamically sizable shared data structures We propose a new form of software transactional memory (STM) designed to support dynamic-sized data structures, and we describe a novel non-blocking implementation. The non-blocking property we consider is obstruction-freedom. Obstruction-freedom is weaker than lock... | 05/08/2012 |
| 8176257 | Cache used both as cache and staging buffer In one embodiment, a cache comprises a data memory comprising a plurality of data entries, each data entry having capacity to store a cache block of data, and a cache control unit coupled to the data memory. The cache control unit is configured to dynamically alloca... | 05/08/2012 |
| 8176189 | Peer-to-peer network computing platform A peer-to-peer platform that may provide mechanisms through which peers may discover each other, communicate with each other, and cooperate with each other to form peer groups is described. The peer-to-peer platform may comprise several layers including a peer-to-pe... | 05/08/2012 |
| 8176138 | Method and apparatus for system description and provisioning Method and apparatus for system description and provisioning. In one embodiment, a system description and provisioning mechanism may be provided as a component of system firmware that, during the pre-boot process of the system, may collect information about the syst... | 05/08/2012 |
| 8176110 | Modular multiplier Modular multiplication of two elements X(t) and Y(t), over GF(2), where m is a field degree, may utilize field degree to determine, at least in part, the number of iterations. An extra shift operation may be employed when the number of iterations is reduced. Modular... | 05/08/2012 |
| 8175935 | Methods and apparatus for providing multiple product delivery options including a tote delivery option Methods and apparatus for providing multiple shipping options to customers of a network site. A user interface to the network site may provide two or more shipping options to customers of the site when ordering items offered by the site. The shipping options include... | 05/08/2012 |
| 8175925 | Position-based item identification in a materials handling facility Positional placement guidelines for storing items in an inventory area may allow determination and tracking of the position of the items in the inventory area. Position information may be associated with each item in a materials handling facility to assist in locati... | 05/08/2012 |
| 8175384 | Method and apparatus for discriminative alpha matting Method and apparatus for creating foreground masks, or mattes, in images including complex images. A discriminative matting technique may generate accurate alpha mattes for textured images or objects with spatial-varying color distributions. Given an input image and... | 05/08/2012 |
| 8175379 | Automatic video image segmentation A method, system, and computer-readable storage medium for automatic segmentation of a video sequence. A segmentation shape prediction and a segmentation color model are determined for a current image of a video sequence based on existing segmentation information fo... | 05/08/2012 |
| 8174918 | Passgate for dynamic circuitry A dynamic circuit utilizing a passgate on a bit line is disclosed. In one embodiment, a precharge circuit is coupled to a first bit line, while a discharge circuit is coupled to a second bit line. A passgate transistor is coupled between the first bit line and the s... | 05/08/2012 |
| 8172903 | Expandable intervertebral implant with spacer An expandable intervertebral implant for insertion between vertebrae of a human spine is described. The expandable intervertebral implant includes an upper body that engages a first vertebra of the human spine, a lower body that engages a second vertebra of the huma... | 05/08/2012 |
| 8172056 | Disengageable pulley device Disengageable pulley device comprising a pulley mounted on a shaft by means of a rolling bearing and of a freewheel, the pulley comprising a rim mounted on the periphery of a one-piece outer race of substantially tubular shape comprising, on an inner surface, at lea... | 05/08/2012 |
| 8171326 | L1 flush mechanism to flush cache for power down and handle coherence during flush and/or after power down In one embodiment, a processor comprises a data cache configured to store a plurality of cache blocks and a control unit coupled to the data cache. The control unit is configured to flush the plurality of cache blocks from the data cache responsive to an indication ... | 05/01/2012 |
| 8171258 | Address generation unit with pseudo sum to accelerate load/store operations In an embodiment, an address generation unit (AGU) is configured to generate a pseudo sum from an index portion of two or more operands. The pseudo sum may equal the index if the carry-in of the actual sum to the least significant bit of the index is a selected valu... | 05/01/2012 |
| 8171240 | Misalignment predictor In one embodiment, a processor comprises a circuit coupled to receive an indication of a memory operation to be executed in the processor. The circuit is configured to predict whether or not the memory operation is misaligned. A number of accesses performed by the p... | 05/01/2012 |
| 8170993 | Page grouping for site traffic analysis reports Website administrators can specify page groups and/or single pages as checkpoint nodes for site analysis reporting purposes, and can configure the system of the invention to provide information as to a particular visitation path through the checkpoints. Any group of... | 05/01/2012 |
| 8170929 | Transaction support system A centralized database system for supporting transactions in property. The central database is accessed by system users over a public network such as the Internet. The central database forms a title registry recording the entitlements of the users, who are a defined... | 05/01/2012 |
| 8170828 | Test method using memory programmed with tests and protocol to communicate between device under test and tester In an embodiment, a test method is implemented to test an integrated circuit that includes at least one processor. The method may include programming a memory to which the integrated circuit is coupled during testing with one or more test programs. The integrated ci... | 05/01/2012 |
| 8170712 | Method and apparatus for non-linear unit-level sortation in order fulfillment processes A flexible, non-linear, unit-level sortation system for sorting mixed collections of items into orders. Collections of unsorted items for fulfilling requests are delivered to one or more singulation stations. At a singulation station, individual units of items are s... | 05/01/2012 |
| 8169764 | Temperature compensation in integrated circuit In an embodiment, an integrated circuit comprises a plurality of temperature sensors and a power manager coupled thereto. The temperature sensors are physically distributed over an area of the integrated circuit that is occupied by logic circuitry implementing the o... | 05/01/2012 |
| 8169246 | Dynamic-to-static converter latch with glitch suppression A latch circuit. The latch circuit may include an input circuit, a precharge circuit, and a transfer circuit. The precharge circuit may precharge a first node during a first phase of a clock signal. Based on an input signal received at a first logic value, the input... | 05/01/2012 |
| 8169236 | Frequency detection mechanism for a clock generation circuit A frequency detection mechanism for a clock generation unit on an integrated circuit includes a clock generation unit and a detection unit. The clock generation unit may generate an output clock signal at a predetermined frequency that corresponds to a frequency mul... | 05/01/2012 |
| 8169235 | Receiver to match delay for single ended and differential signals In one embodiment, a receiver circuit is provide that may receive either a differential input or a single-ended input corresponding to an interface. The receiver circuit may include at least two current sources to control a gain of an amplification stage in the rece... | 05/01/2012 |
| 8166557 | Method and apparatus for dynamically providing privacy-policy information to a user One embodiment of the present invention provides a system that facilitates dynamically providing privacy-policy information to a user to facilitate compliance with privacy laws. The system operates by receiving a request from the user to access digital content at a ... | 04/24/2012 |
| 8166476 | On-demand access to a virtual representation of a physical computer system Various embodiments of a system and method for accessing a virtual representation of a first physical computer system are disclosed. A first backup image of the first physical computer system may be stored on a server computer system, where the first backup image sp... | 04/24/2012 |
| 8166462 | Method and apparatus for sorting and displaying costs in a data space profiler A data space profiler may include a graphical user interface (GUI) for sorting, aggregating and displaying profile data associated with runtime events of a profiled software application. This profile data may include costs associated with events as well as extended ... | 04/24/2012 |
| 8166437 | Automated pad ring generation for programmable logic device implementation of integrated circuit design In an embodiment, a method to automatically generate a pad ring for a programmable logic device implementation of an integrated circuit is contemplated. The pad ring that will be used in the integrated circuit itself may include pad logic (e.g. to support boundary s... | 04/24/2012 |
