"The radio craze will die out in time."
Thomas Edison ; 1922
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8145007 | Image processing of regions in a wide angle video camera A system and method for providing privacy regions in a picture or video. In one example embodiment, a camera is provided which has a lens system and detector, image processing circuitry, compression and formatting circuitry, and control circuitry. Images or video ta... | 03/27/2012 |
| 8139896 | Tracking moving objects accurately on a wide-angle video A method and a system for tracking the motion of moving objects accurately on the entirety of a wide-angle video is disclosed. The method includes using a non-uniform scaling to selectively enhance pixel density, preferably in preparation for other image processing.... | 03/20/2012 |
| 7061500 | Direct-mapped texture caching with concise tags A graphics system architecture, in which condensed cache tags for texture are achieved by a remapping operation which exploits the relation between the level-of-detail parameter of mip mapping and the maximum resolution. ... | 06/13/2006 |
| 7050061 | Autonomous address translation in graphic subsystem A texture caching controller, located on the graphics card, handles address logical-to-physical translation for texture addresses which are not downloaded to level-1 memory due to low use or dynamically changing values. This offloads texture memory management duties... | 05/23/2006 |
| 7044242 | Roller cone bits with reduced packing A roller-cone drill bit in which a large groove is machined into the backface of each cone, near the crack where the cone meets the arm assembly. By making the outer lip of this crack more exposed to the open volume of turbulent flow, turbulence near the crack is in... | 05/16/2006 |
| 6977649 | 3D graphics rendering with selective read suspend A system and method for increasing rendering efficiency in pipelined graphics systems. In the disclosed embodiments, reads of pixel information during the rendering of a primitive are suspend if the pixel information has not been updated by a previous primitive. In ... | 12/20/2005 |
| 6942045 | Drilling with mixed tooth types A rotary-cutter Earth-penetrating bit in which a given track of bottom hole is attacked by inserts of two different types, e.g. chisel-shaped and pointed, wider and narrower, higher and shorter, and/or of different materials. The different types of inserts can both ... | 09/13/2005 |
| 6731288 | Graphics engine with isochronous context switching A 3D graphics processing unit which performs rapid context switching from normal rendering tasks to isochronous tasks when required. Preferably a secondary rasterizer, having less capability than the primary rasterizer, is provided in hardware, so that the primary r... | 05/04/2004 |
| 6725947 | Roller bits with bearing failure indication, and related methods, systems, and methods of manufacturing A rotary drill bit includes a bit body that includes a plurality of upright legs that terminate in an exterior bearing surface. At least one roller cutter is affixed to a corresponding exterior bearing surface of one of the plurality of legs. The roller cutter has a... | 04/27/2004 |
| 6712160 | Leadless sub assembly for downhole detection system A drill string is equipped with a down hole sub assembly which contains sensors to detect equipment condition during drilling. The sub assembly has no electrical communication with the drill bit itself, and the sensors detect drill bit condition from vibrations or s... | 03/30/2004 |
| 6681633 | Spectral power ratio method and system for detecting drill bit failure and signaling surface operator An apparatus and method for monitoring and reporting downhole bit failure. Sensors are located on a sub assembly (which is separate from the drill bit itself but located above it on the drill string). Data from the sensors (preferably accelerometers) are ... | 01/27/2004 |
| 4685197 | Fabricating a stacked capacitor The present invention provides a structure and method for fabricating that structure which provides increased capacitance over the prior art while occupying a minimum of surface area of the integrated circuit. The present invention accomplishes this by in... | 08/11/1987 |
| 4673958 | Monolithic microwave diodes Two-terminal active devices, such as IMPATT and Gunn diodes, are combined with passive devices in a monolithic form using a plated metal heat sink to support the active elements and a coated-on dielectric to support the passive elements. Impedance-matchin... | 06/16/1987 |
| 4665506 | Memory system with write protection A memory apparatus including an array of storage elements connected to a plurality of addressing lines for selectively connecting a group of the storage elements to a plurality of data lines. Protection circuitry is provided that is connected to the addre... | 05/12/1987 |
| 4632886 | Sulfidization of compound semiconductor surfaces and passivated mercury cadmium telluride substrates The disclosure relates to a method of passivating mercury cadmium telluride substrates wherein a substrate surface is lapped and cleaned and then placed in an electrolyte solution containing sulfide ions to electrolytically grow a sulfide passivating laye... | 12/30/1986 |
| 4603384 | Data processing system with multiple memories and program counter A memory for generating data signals responsive to a select signal, a means for generating an increment signal responsive to particular ones of the data signals, a counter for selectively outputting the select signal corresponding to a stored count value,... | 07/29/1986 |
| 4599639 | Process protection for individual device gates on large area MIS devices Gates of individual devices on a slice are connected through a resistance to the device substrate, and through the same resistance to other device gates. This interconnection and high-resistance drain gives the gate protection from static charge buildup a... | 07/08/1986 |
| 4597164 | Trench isolation process for integrated circuit devices Isolation trenches are formed around selected areas on an integrated circuit device, and highly doped areas are formed in the epitaxial silicon surrounding such trenches. The device is then oxidized at a low temperature, and differential oxidation growth ... | 07/01/1986 |
| 4597061 | Memory system using pipeline circuitry for improved speed A memory apparatus including an array of storage elements connected to a plurality of addressing lines for selectively connecting a group of storage elements to a plurality of data lines. Control circuitry is also provided that is connected to the array f... | 06/24/1986 |
| 4596992 | Linear spatial light modulator and printer A linear spatial light modulator with two offset rows of pixels for slight overlap of images, and a printer system using such a spatial light modulator with dark field projection optics is disclosed. The pixels include electrostatically deflectable elemen... | 06/24/1986 |
| 4596070 | Interdigitated IMPATT devices The disclosure relates to a semiconductor substrate having an active area for formation of an IMPATT device which is formed as a plurality of separated fingers having a common n+ region to spread the area over which the IMPATT is disposed and which provid... | 06/24/1986 |
| 4596069 | Three dimensional processing for monolithic IMPATTs The disclosure relates to a monolithic circuit and method of making same which includes the use of two substrates of different semiconductor materials or two substrates of the same semiconductor material wherein the processing steps required for certain p... | 06/24/1986 |
| 4597080 | Architecture and method for testing VLSI processors A method and apparatus for testing VLSI processors using a bit-sliced bus-oriented data path include data and control monitors and BIT for the on-chip memory. The data monitor is used to compress output data produced by the data path. BIT implementation o... | 06/24/1986 |
| 4594711 | Universal testing circuit and method A test circuit, called a universal testing block (UTB) for on-chip testing of a VLSI subsystem such as a ROM or an ALU has several modes, including test generator and test evaluator, formed on the VLSI chip. The test generator circuit includes means for a... | 06/10/1986 |
| 4592308 | Solderless MBE system A molecular beam epitaxy system wherein the wafer on which epitaxial deposition is to occur is not soldered to a substrate holder. Instead, a substrate holder with a lip approximately as high as the thickness of the wafer is used, and a retaining ring att... | 06/03/1986 |
| 4591409 | Control of nitrogen and/or oxygen in silicon via nitride oxide pressure during crystal growth The disclosure relates to a method for producing single crystal silicon from a polycrystalline silicon melt wherein dopants such as oxygen and nitrogen are uniformly distributed in the crystal both along the crystal axis and radially therefrom. This is ac... | 05/27/1986 |
| 4585991 | Solid state multiprobe testing apparatus A high density multiprobe including a multiprobe on a semiconductor substrate with contact pads selectively positioned in relation to the contacts of a device to be tested. Each of the selectively positioned contacts on the multiprobe semiconductor substr... | 04/29/1986 |
| 4582588 | Method of anodizing and sealing aluminum The disclosure relates to a method of sealing the surface of an aluminum member, such as an aluminum foil, from the environment by first placing the foil in an H2 SO4 bath to form an oxide which normally will not provide a total seal... | 04/15/1986 |
| 4581103 | Method of etching semiconductor material The disclosure relates to a method of etching semiconductor material wherein the material is secured in an oxide coated aluminum foil which acts as an etchant mask. The portion of the material extending from one side of the foil can then be etched with a ... | 04/08/1986 |
| 4581621 | Quantum device output switch Quantum-coupled devices, wherein at least two closely adjacent potential wells, (e.g. islands of GaAs in an AlGaAs lattice) are made small enough that the energy levels of carriers within the wells are discretely quantized. This means that, when the bias ... | 04/08/1986 |
| 4577232 | Line addressed charge coupled imager This specification discloses a CCD imager which includes a line addressing circuit (24) which selectively addresses CCD imaging gates (48). Output signals are clocked under the gates (48) to a buffer register (30) which is constructed in the form of a tre... | 03/18/1986 |
| 4575924 | Process for fabricating quantum-well devices utilizing etch and refill techniques The present invention teaches a process for fabrication of quantum-well devices, in which the quantum-wells are configured as small islands of GaAs in an AlGaAs matrix. Typically these islands are roughly cubic, with dimensions of about 100 Angstroms per ... | 03/18/1986 |
| 4571603 | Deformable mirror electrostatic printer An image projection system for producing a projected image in response to electrical signals which represent the image to be projected. The projection system includes input capability to produce electrical signals in response to an image to be projected. ... | 02/18/1986 |
| 4569829 | MBE Source bakeout system A molecular beam epitaxy system including a growth chamber and an analysis chamber, both connected to ultrahigh vacuum pump systems. The analysis chamber includes a source outgassing mount, so that, while growth is proceeding in the growth chamber, a newl... | 02/11/1986 |
| 4568889 | Distributed diode VCO with stripline coupled output and distributed variable capacitor control In a distributed IMPATT structure, power is coupled out through a side contact. That is, in previously proposed distributed IMPATT structures, the gain medium (the active region of the IMPATT) operates as a transmission line. The prior art has attempted t... | 02/04/1986 |
| 4566935 | Spatial light modulator and method Methods of fabrication of spatial light modulators with deflectable beams by plasma etching after dicing of a substrate into chips, each of the chips an SLM, is disclosed. Also, various architectures available with such plasma etching process are disclose... | 01/28/1986 |
| 4556808 | Microwave monolithic spot FET switch configuration A single-pole-double-throw microwave monolithic switch is realized by employing shunt connected field effect transistors interconnected with microstrip transmission lines on a gallium arsenide substrate. A low-pass network, configured with quasi-lumped el... | 12/03/1985 |
| 4545116 | Method of forming a titanium disilicide A method of forming a metallic silicide on silicon or polysilicon in which a masking layer such as silicon dioxide is formed on a silicon slice and patterned to expose selected areas of the slice surface. The slice is then sputter etched followed by in si... | 10/08/1985 |
| 4541167 | Method for integrated circuit device isolation The disclosure relates to a method manufacturing semiconductor devices which minimizes encroachment by utilizing a polycrystalline silicon (polysilicon) layer over a grown oxide on the substrate with a nitride layer positioned above the polysilicon layer.... | 09/17/1985 |
| 4502915 | Two-step plasma process for selective anisotropic etching of polycrystalline silicon without leaving residue The disclosure relates to a two-step for selective anisotropic etching of polycrystalline silicon having a silicon dioxide base thereunder and an exposed opposing face with contaminants thereon including silicon dioxide without leaving a residue wherein t... | 03/05/1985 |