Quotables
"I watched his countenance closely, to see if he was not deranged ... and I was assured by other senators after he left the room that they had no confidence in it."
U.S. Senator Smith of Indiana ; After seeing Samuel Morse demonstrate the telegraph.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6260075 | System and method for providing shared global offset table for common shared library in a computer system A computer system employing a microkernel executes two different tasks, e.g., operating systems, yet uses common shared libraries. Rather than each task setting up its own libraries, during compile a global offset table is set up for each task so that the... | 07/10/2001 |
| 6230157 | Flattening complex data structures in Java/Javascript objects To facilitate automatic code generation for Java and JavaScript applications executed over the Internet, complex nested data structures resulting from non-unique naming of data fields are flattened. Fully-qualified names for each data field are created. T... | 05/08/2001 |
| 6188270 | Low-voltage reference circuit A thermal voltage referenced current source has a plurality of current mirrors coupled in an unstacked manner, each powered by a power supply such that the current mirrors operate with approximately equal bias currents, and at least one reference voltage ... | 02/13/2001 |
| 6115794 | Method and system of providing a pseudo-precise inclusivity scheme in a sectored cache memory for maintaining cache coherency within a data-processing system A method and system of providing a pseudo-precise inclusivity scheme in a sectored cache memory for maintaining cache coherency within a data-processing system is disclosed. In accordance with the method and system of the present invention, a cache memory... | 09/05/2000 |
| 6107852 | Method and device for the reduction of latch insertion delay A method and device are disclosed for the reduction of the penalty associated with inserting a latch in a circuit which is utilized to implement an integrated circuit in a data-processing system. A semiconductor device is disclosed which includes a main l... | 08/22/2000 |
| 6088912 | Self-aligning slider and platform clamping system for manufacturing integrated lead suspensions A clamp assembly holds an integrated lead suspension during assembly. The clamp assembly has a number of features for precisely positioning the integrated lead suspension while transducer heads are being mechanically and electrically connected to it. The ... | 07/18/2000 |
