Lawrence Welk, the bandleader who entertained millions of Americans over a generation of broadcasting his TV show, once received a patent: for a music-themed design of an ashtray.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7800702 | Liquid crystal display device, liquid crystal cell, transparent substrate, and method of manufacturing liquid crystal cell To provide a liquid crystal display device capable of outputting a sound of a sufficiently large volume by use of a liquid crystal cell which displays an image. A liquid crystal display device includes a thin front glass substrate having an outer surface in which a ... | 09/21/2010 |
| 7688418 | Liquid crystal display panel A method of manufacturing a liquid crystal display panel where a image display cell region and a plurality of dummy cell regions are provided on a glass substrate. The dummy cells are formed to monitor the internal pressure of liquid crystal sealed in the image disp... | 03/30/2010 |
| 7653450 | System and method for creation of optimal range boundaries in a range management system A method and system for defining optimal range boundaries in a range management system. The method comprises assigning process routings to the flows, applying range break rules to the flows based on the input data regarding operations and toolsets, and outputting th... | 01/26/2010 |
| 7545004 | Method and structure for forming strained devices A method for manufacturing a device includes mapping extreme vertical boundary conditions of a mask layer based on vertical edges of a deposited first layer and a second layer. The mask layer is deposited over portions of the second layer based on the mapping step. ... | 06/09/2009 |
| 7531384 | Enhanced interconnect structure The present invention provides a semiconductor interconnect structure with improved mechanical strength at the capping layer/dielectric layer/diffusion barrier interface. The interconnect structure has Cu diffusion barrier material embedded in the Cu capping materia... | 05/12/2009 |
| 7491585 | Electrical fuse and method of making A semiconductor fuse and methods of making the same. The fuse includes a fuse element and a compressive stress liner that reduces the electro-migration resistance of the fuse element. The method includes forming a substrate, forming a trench feature in the substrate... | 02/17/2009 |
| 7477957 | Method and system of controlled movement of dynamic-route WIP A system and method for driving new technology WIP at a controlled speed side-by-side with production WIP using a common range management infrastructure. The system and method allow new technology WIP and production WIP to be driven together in the same fabricator w... | 01/13/2009 |
| 7473580 | Temporary chip attach using injection molded solder An improved method for performing an improved Temporary Chip Attach utilizing an Injection Molded Solder (IMS) process to allow efficient testing of die for creating a Known Good Die Bank. The IMS is applied to the testing substrate to form a column on the substrate... | 01/06/2009 |
| 7474716 | Data recovery circuits using oversampling for maverick edge detection/suppression A data recovery circuit employing an oversampling technique. The incoming serial data stream with jitter is oversampled by means of the multiple phases of a reference clock to produce data samples. Each sample is compared to the samples collected with the next clock... | 01/06/2009 |
| 7439624 | Enhanced mechanical strength via contacts The present invention provides an enhanced interconnect structure with improved reliability. The inventive interconnect structure has enhanced mechanical strength of via contacts provided by embedded metal liners. The embedded metal liners may be continuous or disco... | 10/21/2008 |
| 7392105 | Method and system for improved performance of manufacturing processes A system and method including identifying a stopped range, identifying at least one lot of WIP associated with the stopped range, and processing the at least one lot in at least one operation within the stopped range at a lower priority relative to other lots. The s... | 06/24/2008 |
| 7389872 | Protective clean room covering for notebook computer A clean room covering or enclosure for a portable computer, wherein the computer has a keyboard portion and a screen portion connected by a hinge foldable between closed and open positions. The enclosure comprises a flexible sleeve for receiving the keyboard portion... | 06/24/2008 |
| 7381590 | Method and device including reworkable alpha particle barrier and corrosion barrier A method and device comprising an easily reworkable alpha particle barrier is provided. The easily reworkable alpha particle barrier is applied in the space between the surface of the chip and the surface of the substrate, and reduces soft error rate (SER). Further,... | 06/03/2008 |
| 7360199 | Iterative method for refining integrated circuit layout using compass optical proximity correction (OPC) The present invention is an iterative method or procedure involving a series of optical proximity correction (OPC) process steps for refining an integrated circuit design layout on a wafer during a photolithographic process. The iterative method may be applied as a ... | 04/15/2008 |
| 7323410 | Dry etchback of interconnect contacts A method and structure for a composite stud contact interface with a decreased contact resistance and improved reliability. A selective dry etch is used which comprises a fluorine containing gas. The contact resistance is reduced by partially dry-etching back the tu... | 01/29/2008 |
| 7253116 | High ion energy and reative species partial pressure plasma ash process A high ion energy and high pressure O2/CO-based plasma for ashing field photoresist material subsequent to via-level damascene processing. The optimized plasma ashing process is performed at greater than approximately 300 mT pressure and ion energy greate... | 08/07/2007 |
| 7241668 | Planar magnetic tunnel junction substrate having recessed alignment marks A method for forming an alignment mark structure for a semiconductor device includes forming an alignment recess at a selected level of the semiconductor device substrate. A first metal layer is formed over the selected substrate level and within the alignment reces... | 07/10/2007 |
| 7239516 | Flexure plate for maintaining contact between a cooling plate/heat sink and a microchip A flexible plate for securing a microchip surface to the surface of a cooling device. The flexible plate allows for z-directional movement between the microchip subassembly having a circuit board and a semiconductor substrate, and the cooling device. The flexible pl... | 07/03/2007 |
| 7240249 | Circuit for bit skew suppression in high speed multichannel data transmission A deskewing circuit configured to receive a main clock signal wherein data bits are misaligned with respect to the main clock signal. A multiphase clock generator coupled to the main clock to generate N/2 clock phases on the rising edge of the main clock and N/2 clo... | 07/03/2007 |
| 7219066 | Skills matching application A tool, called the Skills Matching Application (SMA), allows a user, such as a hiring manager, to communicate requirements to technical service suppliers in a way that significantly reduces the process time and improves the accuracy of requests sent to suppliers. Th... | 05/15/2007 |
| 7219162 | System and method for accessing content of a web page A process and system for visually displaying to a user at a client computer alternative web pages to a desired web page. The invention locates these alternative web pages in search engines by searching for alternative cached copies of web pages and/or mirror sites. ... | 05/15/2007 |
| 7193318 | Multiple power density chip structure A multiple power density packaging structure with two or more semiconductor chips on a common wiring substrate having a common thermal spreader with a planar surface in thermal contact with the non-active surfaces of the chips. The semiconductor chips have different... | 03/20/2007 |
| 7194531 | System and method for determining the availability of a web page A process and system that allows a client/server, upon receiving a web page, to invoke a program that reads the page for all links and commences a first ping transaction for each of the links to determine if each link is available. The process and system visually in... | 03/20/2007 |
| 7193254 | Structure and method of applying stresses to PFET and NFET transistor channels for improved performance A semiconductor device structure is provided which includes a first semiconductor device; a second semiconductor device; and a unitary stressed film disposed over both the first and second semiconductor devices. The stressed film has a first portion overlying the fi... | 03/20/2007 |
| 7175073 | Secure cell phone for ATM transactions A method, secure cell phone and system for securely accessing an automated banking machine using such secure cell phone. The secure cell phone includes a read only memory device in combination with two linear feedback shift registers for generating a unique security... | 02/13/2007 |
| 7171564 | Universal password generation method A method is provided for a user to generate a password for a software application accessible from a computer system which includes a universal password generator (UPG). The UPG includes a specified parameter for generating the password, and the software application ... | 01/30/2007 |
| 7155612 | Desktop database data administration tool with row level security A security scheme method and system for authorizing users to access and read data within a table, while only being able to modify selected data rows based on the user's authorities set by a composite of authorities within security tables of the system. Therein, a us... | 12/26/2006 |
| 7140018 | Method of using a distinct flow of computational control as a reusable abstract data object A method of parallel processing in which there is first provided a first thread which represents an independent flow of control managed by a program structure, the first thread having two states, a first state processing work for the program structure and a second s... | 11/21/2006 |
| 7128273 | Secure credit card adapter A secure card adapter provides for writing of highly secure, single transaction information on a machine-readable medium of a card structure in accordance with a format that may be downloaded from an external data source. The card structure may be, for example, an e... | 10/31/2006 |
| 7128274 | Secure credit card with near field communications A near field communication device included in a secure transaction card provides an addition and/or transitional communication link for communicating secure transaction information. The near field communication device may be selectively engaged or disengaged and, wh... | 10/31/2006 |
| 7119416 | Bipolar transistor structure with self-aligned raised extrinsic base and methods The invention includes methods of fabricating a bipolar transistor that adds a silicon germanium (SiGe) layer or a third insulator layer of, e.g., high pressure oxide (HIPOX), atop an emitter cap adjacent the intrinsic base prior to forming a link-up layer. This add... | 10/10/2006 |
| 7118385 | Apparatus for implementing a self-centering land grid array socket A self-aligning socket for an integrated circuit package includes an outer frame and an array of contacts configured for alignment with corresponding conductive pads on the bottom of the integrated circuit package. The outer frame further includes a first plurality ... | 10/10/2006 |
| 7107901 | Method and apparatus for rapid cooling of metal screening masks A method and apparatus for the rapid cooling of screen masks used in the fabrication of semiconductor components is provided. The method and apparatus use a specially designed cooling plate which is contacted with a mask frame holding the screening mask. After a hea... | 09/19/2006 |
| 7102517 | Test fixture for evaluating RF identification system and related methods A test fixture for evaluating an RF identification system and related methods for evaluating an RF tag and/or an RF antenna, are disclosed. The test fixture provides predefined RF tag positions that can be used to test: read position, distance and antenna capability... | 09/05/2006 |
| 7101744 | Method for forming self-aligned, dual silicon nitride liner for CMOS devices A method for forming a self-aligned, dual silicon nitride liner for CMOS devices includes forming a first type nitride layer over a first polarity type device and a second polarity type device, and forming a topographic layer over the first type nitride layer. Porti... | 09/05/2006 |
| 7095614 | Electronic module assembly Methods of engaging an electronic module interconnected to a circuit board to a heat sink using clamping assemblies that maintain integrities of an interconnection grid array and the electronic module. A loading block having a plurality of legs is positioned at a ba... | 08/22/2006 |
| 7096451 | Mesh plane generation and file storage A method, system and program product implementing storage of a (power or ground) mesh plane file using a multiple line shape, possibly with the storage of lines also, to reduce file size. In addition, the invention implements an activate-substantial-portion-and-remo... | 08/22/2006 |
| 7093285 | Supplier portal for global procurement e-business applications A process and system for managing business, technical and operational data uses a single interface in a shared space environment over the Internet, including a common authentication and environment. A supplier portal creates a central repository for registration pro... | 08/15/2006 |
| 7093058 | Single request data transfer regardless of size and alignment A method, computer system and set of signals are disclosed allowing for communication of a data transfer, via a bus, between a master and a slave using a single transfer request regardless of transfer size and alignment. The invention provides three transfer qualifi... | 08/15/2006 |
| 7091081 | Method for patterning a semiconductor region A method is provided for patterning a semiconductor region, which can be heavily doped. A patterned mask is provided above the semiconductor region. A portion of the semiconductor region exposed by the patterned mask is etched in an environment including a polymeriz... | 08/15/2006 |