A coffin, for allowing inclination for display of a deceased person in a natural position.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6476381 | Nano-pattern lithographic fabrication using pulled micro-pipette and method thereof A nano-pattern lithographic fabrication apparatus for fabricating a fine pattern using a pulled micro-pipette is disclosed. This apparatus includes a container for receiving a certain solution therein, a container controlling unit for controlling the move... | 11/05/2002 |
| 6470068 | X-ray computer tomography scanning system An X-ray computer tomography scanning system for imaging the internal structure of a human being including a source that projects a substantially conically shaped X-ray beam along a path on to a subject such that at least a portion of said beam is transmi... | 10/22/2002 |
| 6421251 | Array board interconnect system and method The FPGA array in the Simulation system is provided on the motherboard through a particular board interconnect structure to provide easy expandability and maximize packaging density with a single PCB design. Each chip may have up to eight sets of intercon... | 07/16/2002 |
| 6391739 | Process of eliminating a shallow trench isolation divot A process of fabricating a shallow trench isolation structure includes the steps of: providing a substrate; forming a first insulating layer over the substrate; forming a nitride masking layer over the first insulating layer; patterning and etching the ni... | 05/21/2002 |
| 6389379 | Converification system and method The coverification system includes a reconfigurable computing system (hereinafter "RCC computing system") and a reconfigurable computing hardware array (hereinafter "RCC hardware array"). In some embodiments, the target system and the external I/O devices... | 05/14/2002 |
| 6380783 | Cyclic phase signal generation from a single clock source using current phase interpolation A system and corresponding method for generating multiple phases within a single clock cycle of an input signal is disclosed. The method includes the steps of generating a plurality of output signals from an input source signal, where each of the pluralit... | 04/30/2002 |
| 6365524 | Method for making a concave bottom oxide within a trench This present discloses a method for making a concave bottom oxide within a trench, the steps comprising: providing a semiconductor substrate; forming an insulating layer on the semiconductor substrate; defining the insulating layer to form an opening expo... | 04/02/2002 |
| 6352908 | Method for reducing nitride residue in a LOCOS isolation area A method of forming an isolation structure includes the steps of: providing a silicon substrate; forming an upper pad oxide layer superjacent a top surface of the substrate, and a lower pad oxide layer subjacent a bottom surface of the substrate; forming ... | 03/05/2002 |
| 6347307 | System and method for conducting web-based financial transactions in capital markets The present invention provides a system and method that enables users, such as institutional investors and financial institutions, to engage in capital market transactions, including the trading of Over-the-Counter financial products, via the Internet (in... | 02/12/2002 |
| 6261926 | Method for fabricating field oxide The present invention provides a method for fabricating a field oxide on a semiconductor substrate. A first pad layer and a first mask layer is formed successively on the semiconductor substrate. An opening is formed in the first mask layer to define a re... | 07/17/2001 |
| 6256032 | Method and apparatus for organizing and processing information using a digital computer A method and apparatus for organizing and processing pieces of interrelated information (or "thoughts") using a digital computer is disclosed. The invention employs a graphical user interface to facilitate user interaction with highly flexible, associativ... | 07/03/2001 |
| 6245643 | Method of removing polysilicon residual in a LOCOS isolation process using an etching selectivity solution A method of forming a field oxide isolation region includes: forming a first pad oxide layer over a semiconductor substrate; forming a silicon nitride layer over the first pad oxide layer; patterning and etching the silicon nitride layer and the first pad... | 06/12/2001 |
| 6212584 | System and method for transmitting R-G-B signals in a multi-user computer system A multi-user computer system using a communications protocol in transmitting data between a plurality of user interface units is described. The system includes a base unit, which has a bus, a processor coupled to the bus, a display device coupled to the b... | 04/03/2001 |
| 6197659 | Divot free shallow trench isolation process An improved process of fabricating a shallow trench isolation structure is provided. A semiconductor substrate is provided and an insulating layer is formed over the substrate. A nitride masking layer is formed over the insulating layer. The nitride maski... | 03/06/2001 |
| 6166736 | Method and apparatus for simultaneously resizing and relocating windows within a graphical display An effective method for the display of a plurality of useful windows within the display of a digital information device. A form of tabbed window, called a "MetaView" permits users define the location and size of a window by a single interaction with a Met... | 12/26/2000 |
| 6091415 | System and method for displaying multiple dialog boxes in a window display A system and method for displaying multiple dialog boxes in a window display is disclosed. In a specific embodiment of the present invention, a method for generating a dialog box in an environment of window display using a pointer associated with a pointi... | 07/18/2000 |
| 6071794 | Method to prevent the formation of a thinner portion of insulating layer at the junction between the side walls and the bottom insulator A method to prevent the formation of a thinner portion of insulating layer, especially a gate oxide layer, at the junction between the side walls and the bottom insulator is disclosed. First, a pad oxide layer is formed on the side walls and the bottom of... | 06/06/2000 |
| 6026230 | Memory simulation system and method The SEmulation system provides four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis. At a high level, the present invention may be embodied in each of ... | 02/15/2000 |