Celebrity Inventors
Comic actor Danny Kaye received patent D166,807 for the co-design of "Blowout Toy or the Like". It's similar to one of those toys that unravels when you blow into at a birthday party except Kaye's has three blowouts going in different directions, not just one.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Application No. | Application Title | Issue Date |
| 20110047319 | Memory devices and systems including write leveling operations and methods of performing write leveling operations in memory devices and systems A memory device controller having a write leveling mode of operation comprises: a clock generator that generates a periodic clock signal for transmission to a memory device; a data strobe generator that generates a data strobe signal for transmission to the memory devic... | 02/24/2011 |
| 20110045657 | METHOD FOR FABRICATING REWRITABLE THREE-DIMENSIONAL MEMORY DEVICE A method for fabricating a three-dimensional semiconductor memory device including three-dimensionally arranged transistors includes forming a thin film structure comprising a plurality of thin films on a semiconductor substrate, patterning the thin film structure such ... | 02/24/2011 |
| 20110037963 | SYSTEM AND METHOD USING A MULTI-PLANE CURTAIN A multi-plane scanner support system includes a bracket and a mirror block. The bracket is configured to be secured in a fixed orientation with respect to a scanner. And the mirror block is arranged to receive a scanning signal from the scanner and to reflect the scanni... | 02/17/2011 |
| 20110037504 | DELAY LOCKED LOOP CIRCUIT A delay locked loop (DLL) circuit has a first delay line that delays a received external clock signal for a fine delay time and then outputs a first internal clock signal; a duty cycle correction unit that corrects a duty cycle of the first internal clock signal and the... | 02/17/2011 |
| 20110035936 | SEMICONDUCTOR CHIP ATTACHING APPARATUS AND METHOD Provided are a semiconductor chip attaching apparatus and a semiconductor chip attaching method. The semiconductor chip attaching apparatus includes a collet body comprising a pick-up pad and a pad support and a collet plate on the collet body, the collet plate having a... | 02/17/2011 |
| 20110035292 | MULTI-TRANSACTION SYSTEM AND METHOD A multi-transaction system comprises a transaction module configured to access a set of transaction systems to obtain transaction information to enable procurement of an item. The set of transaction systems includes an automated trading system configured to enable a use... | 02/10/2011 |
| 20110033269 | CONTAINER-HANDLING PLANT WITH RETROACTIVE CORRECTION CAPABILITY AND METHOD FOR RETROACTIVELY CORRECTING FAULTS OCCURRING WITHIN A CONTAINER-HANDLING PLANT A device and a method for the handling of containers with a plurality of handling units. A defective state in a handling element situated downstream can be recognized and as a reaction to this recognition a specified container conveyed upstream can be separated out, nam... | 02/10/2011 |
| 20110031621 | WAFER LEVEL PACKAGE HAVING A STRESS RELIEF SPACER AND MANUFACTURING METHOD THEREOF In a semiconductor device package having a stress relief spacer, and a manufacturing method thereof, metal interconnect fingers extend from the body of a chip provide for chip interconnection. The metal fingers are isolated from the body of the chip by a stress-relief s... | 02/10/2011 |
| 20110031539 | SEMICONDUCTOR DEVICES HAVING LINE TYPE ACTIVE REGIONS AND METHODS OF FABRICATING THE SAME In a semiconductor device having line type active regions and a method of fabricating the semiconductor device, the semiconductor device includes a device isolation layer which defines the line type active regions in a in a semiconductor substrate. Gate electrodes which... | 02/10/2011 |
| 20110027744 | DENTAL LASER SYSTEM USING MIDRANGE GAS PRESSURE An improved dental laser system includes a DC power section that rectifies its AC electrical input energy in a format suitable for both CW and pulsed operation, an RF power supply operating in a range of about 40 to 125 MHz and configured for both CW and high peak power... | 02/03/2011 |
| 20110018589 | BOOTSTRAPPED CLOCK GENERATOR AND TRACK-AND-HOLD CIRCUIT INCLUDING THE SAME A track-and-hold circuit includes a bootstrapped clock generator and a track-and-hold unit. The bootstrapped clock generator receives an input voltage signal and generates a sampling control signal having a voltage level lower than or equal to a level of a power supply ... | 01/27/2011 |
| 20110012189 | SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME A semiconductor device includes stacked-gate structures including a plurality of cell gate patterns and insulating patterns alternately stacked on a semiconductor substrate and extending in a first direction. Active patterns and gate dielectric patterns are disposed in ... | 01/20/2011 |
| 20110008957 | METAL INTERCONNECTION METHOD OF SEMICONDUCTOR DEVICE A metal interconnection method of a semiconductor device includes forming a copper layer on a semiconductor substrate and planarizing the copper layer. Two thermal treatments are performed at different temperatures between formation of the copper layer and planarization... | 01/13/2011 |
| 20110008932 | METHOD OF MANUFACTURING SEMICONDUCTOR PACKAGE Provided is a semiconductor package and method of manufacturing same. The method includes: forming a plurality of semiconductor chips which have the same pattern direction on a semiconductor substrate, each of which includes a memory cell region, a peripheral region and... | 01/13/2011 |
| 20110007583 | Semiconductor memory device and internal data transmission method thereof In a semiconductor memory device and an internal data transmission method thereof, the device includes a memory controller, a pair of data lines, and a plurality of memory banks. During an internal data transmission operation, the memory controller externally receives a... | 01/13/2011 |
| 20110006851 | Unit inverter having linearly varying delay response characteristic and digitally controlled oscillator including the unit inverter A Digitally Controlled Oscillator (DCO) including a unit inverter cell whose output frequency linearly varies according to a digital control signal, the unit inverter cell linearly varying a delay response characteristic of an output signal with respect to an input sign... | 01/13/2011 |
| 20100332783 | SEMICONDUCTOR DEVICE HAVING MULTI ACCESS LEVEL AND ACCESS CONTROL METHOD THEREOF An access control method of a semiconductor device includes providing an inputted password as an input of a hash operator; performing a hash operation in the hash operator and outputting a first hash value; controlling the hash operator so that the hash operation is rep... | 12/30/2010 |
| 20100330761 | SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING THE SAME Exposed are a semiconductor device and method of fabricating the same. The device includes an insulation film that is disposed between an active pattern and a substrate, which provides various improvements. This structure enhances the efficiency of high integration and ... | 12/30/2010 |
| 20100322000 | PROGRAMMING METHODS FOR THREE-DIMENSIONAL MEMORY DEVICES HAVING MULTI-BIT PROGRAMMING, AND THREE-DIMENSIONAL MEMORY DEVICES PROGRAMMED THEREBY In a method of multiple-bit programming of a three-dimensional memory device having arrays of memory cells that extend in horizontal and vertical directions relative to a substrate, the method comprises first programming a memory cell to be programmed to one among a fir... | 12/23/2010 |
| 20100320528 | THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE In a three-dimensional semiconductor memory device, the device includes a semiconductor substrate having a recessed region, an active pattern extending in a direction transverse to the recessed region, an insulating pillar being adjacent to the active pattern and extend... | 12/23/2010 |
| 20100316174 | DISCRETE TIME FILTER AND RECEIVER INCLUDING THE SAME A discrete time filter includes a plurality of sampling cells and a first dummy sampling cell. Each of the sampling cells performs a current mode sampling operation based on current input to an input terminal in response to a corresponding one of a plurality of sampling... | 12/16/2010 |
| 20100315972 | DISCOVERY AND REDISCOVERY PROTOCOL METHOD AND SYSTEM A management station discovers agent devices connected to a network by broadcasting discovery messages having a session number and waiting for discovery acknowledge unicast messages from at least some of the discovery aware agent devices connected to the network. The ma... | 12/16/2010 |
| 20100315875 | NON-VOLATILE MEMORY DEVICE HAVING VERTICAL STRUCTURE AND METHOD OF OPERATING THE SAME Provided is a method of operating a non-volatile memory device. The method includes applying a turn-on voltage to each of first and second string select transistors of a first NAND string, applying first and second voltages to third and fourth string select transistors ... | 12/16/2010 |
| 20100307126 | TOOL FOR EXTRACTING AND INSERTING PINS OF ROLLER CHAINS A tool for inserting and extracting pins of roller chains includes a body having a bridge adapted to engage a chain and a drive screw assembly coupled to the main body on a first side of the bridge. The drive screw assembly includes a drive screw which is rotatable to p... | 12/09/2010 |
| 20100306491 | Data storage device A data storage device capable of improving reading and writing performance includes at least one memory chip comprising a control unit and a plurality of blocks for storing data, and communicating with a host through a channel; and memory storing data output from the at... | 12/02/2010 |
| 20100304540 | SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME There is provided a semiconductor device and a method of forming the same. The semiconductor device includes a memory device and a self-aligned selection device. A floating junction is formed between the self-aligned selection device and the memory device.... | 12/02/2010 |
| 20100302883 | Method of estimating self refresh period of semiconductor memory device In a method of estimating a self refresh period of a semiconductor memory device according to an exemplary embodiment, a plurality of internal address signals are reset in response to a refresh reset signal. The plurality of internal address signals are sequentially cha... | 12/02/2010 |
| 20100301000 | PARTITION MOUNT In a spring-loaded curtain mount, the mount includes a pole interface at a proximal end, a compressive mechanism, and a head at a distal end. The pole interface is adapted to receive the end of a standard length adjustable pole or a painter's pole. The compression mecha... | 12/02/2010 |
| 20100298690 | DEVICE AND METHOD FOR THE GEOMETRIC DETERMINATION OF ELECTRICAL DIPOLE DENSITIES ON THE CARDIAC WALL Disclosed are devices, a systems, and methods for determining the dipole densities on heart walls. In particular, a triangularization of the heart wall is performed in which the dipole density of each of multiple regions correlate to the potential measured at various lo... | 11/25/2010 |
| 20100293216 | Modular multiplier apparatus with reduced critical path of arithmetic operation and method of reducing the critical path of arithmetic operation in arithmetic operation apparatus Provided are a modular multiplier apparatus in which a value of a long path carry (LPC) is predicted to reduce a critical path of an arithmetic operation of Montgomery modular multiplication, and a method of reducing the critical path of the arithmetic operation. The mo... | 11/18/2010 |
| 20100286531 | SYSTEMS AND METHODS FOR ANALYSIS AND TREATMENT OF A BODY LUMEN A system for analyzing a body lumen including a flexible conduit that is elongated along a longitudinal axis, the flexible conduit having a proximal end and a distal end; at least one delivery waveguide and at least one collection waveguide extending along the flexible ... | 11/11/2010 |
| 20100285635 | CHIP STACK PACKAGE AND METHOD OF MANUFACTURING THE CHIP STACK PACKAGE A chip stack package includes a substrate, a plurality of chips, a plurality of adhesive layers and a plug. The substrate has a wiring pattern and a seed layer formed on the wiring pattern. Each of the chips has an electrode pad and a first through-hole that penetrates ... | 11/11/2010 |
| 20100283094 | SEMICONDUCTOR DEVICE HAVING VERTICAL TRANSISTOR AND METHOD OF FABRICATING THE SAME There are provided a semiconductor device having a vertical transistor and a method of fabricating the same. The method includes preparing a semiconductor substrate having a cell region and a peripheral circuit region. Island-shaped vertical gate structures two-dimensio... | 11/11/2010 |
| 20100277328 | FORCE-SENSITIVE PRESENCE DETECTORS AND METHODS OF DETECTING PRESENCE A force-sensitive presence detection system, detector, and detection method are provided. The detector includes a substantially flat water-proof enclosure, having disposed therein an electrically isolating layer disposed between first and second conductive layers, where... | 11/04/2010 |
| 20100276522 | MATERIAL DISPENSE TIPS AND METHODS FOR FORMING THE SAME A dispense tip constructed and arranged to communicate with a material dispensing pump comprises an elongated neck and a molded base having a first portion and a second portion opposite the first portion. The neck extends from the first portion of the base. The second p... | 11/04/2010 |
| 20100276189 | SEMICONDUCTOR PACKAGE INCLUDING POWER BALL MATRIX AND POWER RING HAVING IMPROVED POWER INTEGRITY In a method of multiple-bit programming of a three-dimensional memory device having arrays of memory cells that extend in horizontal and vertical directions relative to a substrate, the method comprises first programming a memory cell to be programmed to one among a fir... | 11/04/2010 |
| 20100258947 | Nonvolatile memory devices Provided is a nonvolatile memory device having a three dimensional structure. The nonvolatile memory device may include cell arrays having a plurality of conductive patterns having a line shape three dimensionally arranged on a semiconductor substrate, the cell arrays b... | 10/14/2010 |
| 20100258867 | Semiconductor device A semiconductor device comprises a substrate and a gate which extends on the substrate in a first horizontal direction. A source region is positioned at a first side of the gate and extends in the first direction. A body region of a first conductivity type is under the ... | 10/14/2010 |
| 20100253299 | LDO regulator and semiconductor device including the same In a low drop out (LDO) regulator and a semiconductor device including the LDO regulator, the LDO regulator regulates a power supply voltage and applies the regulated power supply voltage to a load. The LDO regulator comprises: an output node connected to the load; a pa... | 10/07/2010 |
| 20100252894 | Memory devices having diodes and methods of fabricating the same A non-volatile memory devices includes: a substrate including a circuit device and a metal line electrically connected with the circuit device; a diode connected with the metal line in a vertical direction with respect to a surface of the substrate, and including a meta... | 10/07/2010 |
