The first commercial microwave oven was nearly 6 feet tall and weighed in at 750 pounds.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6289440 | Virtual computer of plural FPG's successively reconfigured in response to a succession of inputs A virtual network consists of many distributed virtual computers interconnected over a communication network of individual links, such as optical fibers or electrical conductors, for example. Each distributed virtual computer has at least two ports connec... | 09/11/2001 |
| 6178494 | Modular, hybrid processor and method for producing a modular, hybrid processor A method is disclosed for integrating a field programmable gate array (FPGA) with a microprocessor to form a single, multi-chip or stacked, hybrid processor module. The method includes the identification and parallel routing of selected I/O pins of the FP... | 01/23/2001 |
| 6023755 | Computer with programmable arrays which are reconfigurable in response to instructions to be executed A virtual network consists of many distributed virtual computers interconnected over a communication network of individual links, such as optical fibers or electrical conductors, for example. Each distributed virtual computer has at least two ports connec... | 02/08/2000 |
| 5802290 | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed A virtual network consists of many distributed virtual computers interconnected over a communication network of individual links, such as optical fibers or electrical conductors, for example. Each distributed virtual computer has at least two ports connec... | 09/01/1998 |
| 5684980 | FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions An array of FPGAs change their configurations successively during performance of successive user-defined algorithms. Adjacent FPGAs are connected through external field programmable interconnection devices (FPINs) or cross-bar switches. The array includes... | 11/04/1997 |