Bizarre Patents
A method for inducing cats to exercise consists of directing a beam of invisible light produced by a hand-held laser apparatus onto the floor or wall.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 5630025 | Generalized configurator using a declaratively constructed two-level bi-partite graph as a knowledge representation A generalized configuration expert system for generating a complete, legal, and near-optimal configuration for any complex system consisting of multiple components is disclosed. The present invention allows a developer to specify a configurator framework ... | 05/13/1997 |
| 5561795 | Method and apparatus for audit trail logging and data base recovery The disclosure relates to a transaction processing system where audit information for database updates and the status of transactions in process is sequentially written in audit records in an audit file, where the audit file may be used to restore the dat... | 10/01/1996 |
| 5539888 | System and method for processing external conditional branch instructions A method and apparatus for executing conditional branch instructions by a data processing system containing a programmable microprocessor and multiple VLSI gate arrays connected by a bi-directional bus, whereby a branch condition is obtained from a storag... | 07/23/1996 |
| 5535405 | Microsequencer bus controller system A microsequencer bus controller system provides a flexible and efficient mechanism for controlling multiple gate arrays called stations embedded within a larger computer system. A control store memory, loaded at system initialization time, holds fixed-len... | 07/09/1996 |
| 5519876 | Processor communications bus having address lines selecting different storage locations based on selected control lines A bus architecture includes address lines, data lines, and control signals to allow a processor to communicate with a VLSI gate array. The address lines are interpreted by the VLSI gate array to select either multi-bit registers or single bit designators ... | 05/21/1996 |
| 5488702 | Data block check sequence generation and validation in a file cache system A system and method for detecting errors during the storage and retrieval of file information between a file cache system and a host computer system utilizes a block check sequence key as redundant data included in each block of file data transferred. The... | 01/30/1996 |
| 5384490 | Universal power distribution system A power distribution and control system for computer modules having minimal parts and volume for attachment to a computer cabinet frame which acts as a heatsink. The AC source is split into multiple (M) distribution channels, each of which is monitored by... | 01/24/1995 |
| 5315633 | Digital video switch for video teleconferencing A digital video switch system comprising a smart control terminal is coupled to a digital access controller and to a multipoint control unit. The smart control terminal is provided with a plurality of function keys, each of which is designed to provide au... | 05/24/1994 |
| 5300931 | Memory based vector quantization Apparatus is provided for performing two stages of high-speed compression of vector data inputs. Two input channels of vector data are compressed and encoded through a vector quantizer encoder to provide a first stage of data compression. The output of th... | 04/05/1994 |
| 5166660 | Random access compare array A random access compare array, on an integrated circuit chip is comprised of a plurality of multi-bit comparator circuits. Each comparator circuit is coupled to a respective multi-bit register; and, each comparator circuit is also coupled to an address di... | 11/24/1992 |
| 4862351 | Method of executing called activities via depictor-linked low level language microcode, hardware logic, and high level language commands; and apparatus for same A method of operating a data processing system includes the steps of: executing one high level language software program until an instruction is encountered which calls an activity; sensing whether said encountered instruction is linked to the activity wh... | 08/29/1989 |
| 4805090 | Peripheral-controller for multiple disk drive modules having different protocols and operating conditions A storage module device-data link processor provides for management of data transfer operations between a main host computer system and up to eight separate disk drive units. The data link processor provides a peripheral interface circuit unit (for select... | 02/14/1989 |
