Neuroimaging as a Marketing Tool
Neuroimaging as a means for validating whether a stimulus such as advertisement, communication, or product evokes a certain mental response such as emotion, preference, or memory, or to predict the consequences of the stimulus on later behavior such as consumption or purchasing.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7797557 | Method of and device for detecting a cable connection with a root hub The detector includes a plug for connecting a personal computer through a cable, a battery power supply which provides a constant power supply, and an MCU which receives a specific potential from the personal computer when the latter is connected. ... | 09/14/2010 |
| 7791288 | Driving circuit for and semiconductor device for driving laser diode A driving circuit supplies a suppression current (I4) which reduces a decrease in a driving current (Idrive) immediately after occurrence of an overshoot at the time of the rise of the driving current (Idrive) to a laser diode (1). The driving circuit ... | 09/07/2010 |
| 7769980 | Parallel operation device allowing efficient parallel operational processing In arithmetic/logic units (ALU) provided corresponding to entries, an MIMD instruction decoder generating a group of control signals in accordance with a Multiple Instruction-Multiple Data (MIMD) instruction and an MIMD register storing data designating the MIMD ins... | 08/03/2010 |
| 7742337 | Semiconductor memory A semiconductor memory is achieved which allows a reduction in the area of a memory array block without reducing the gate widths of floating gates. A plurality of select gates extend in straight lines in the X direction. Between the upper- and lower-side select gate... | 06/22/2010 |
| 7741869 | Low power consumption MIS semiconductor device A logic gate is constructed of an insulated gate field effect transistor (MIS transistor) having a thin gate insulation film. An operation power supply line to the logic gate is provided with an MIS transistor having a thick gate insulation film for switching the su... | 06/22/2010 |
| 7728406 | Semiconductor device A semiconductor device of the present invention comprises: a substrate; a plurality of wiring layers formed over the substrate; a fuse formed in an uppermost one of the plurality of wiring layers; a first insulating film made up of a single film and formed on the up... | 06/01/2010 |
| 7725847 | Wiring design support apparatus for bond wire of semiconductor devices A design support apparatus supports wiring design for bond wires that connect a semiconductor chip and an interposer. The design support apparatus includes a creating unit that creates simulated design data simulating occurrence of fluctuation in an arrangement posi... | 05/25/2010 |
| 7724606 | Interface circuit A variable delay line receives and delays a data strobe signal transferred from a data source side in synchronization with a transfer data by a predetermined period, and produces a delayed data strobe signal and the non-delayed data strobe signal to a detector. The ... | 05/25/2010 |
| 7716410 | Information device including main processing circuit, interface circuit, and microcomputer An information device includes a main processing circuit for executing signal processing related to a main function in the information device, a main microcomputer for controlling the main processing circuit, a receiver circuit for interfacing with the outside of th... | 05/11/2010 |
| 7707531 | Method and program for designing semiconductor integrated circuits, and semiconductor integrated circuit designing apparatus Two paths (arrival and required paths) as a target of analysis are united into a single path, and an on-chip random variation component σr about a plurality of nodes of the single path is calculated. Next, an on-chip variation component σchip is calculated on the ... | 04/27/2010 |
| 7705638 | Switching control circuit with reduced dead time A switching control circuit of synchronous rectification type that is capable of reducing dead time is obtained. Upon detection that an output potential rises above VDD-Va, a first sensor outputs an H signal to a first input terminal of a first NOR circuit, and the ... | 04/27/2010 |
| 7667484 | Semiconductor device reducing power consumption in standby mode A voltage supply control circuit is arranged between a true ground voltage and a pseudo ground line. In an active mode, first and second control signals are at the “H” and “L” levels, respectively. In response to this, a first switch is turned on so that a f... | 02/23/2010 |
| 7663168 | Image pickup element performing image detection of high resolution and high image quality and image pickup apparatus including the same In a pixel part, in a first active region, a photodiode and a transferring transistor are formed. In a second active region, a resetting transistor is formed. In a pixel part, in a first active region, a photodiode and a transferring transistor are formed. In a seco... | 02/16/2010 |
| 7656201 | Output buffer circuit When a first signal is switched from an L level to an H level and a second signal is switched from an H level to an L level, and a first constant current source cannot follow the switching immediately thereafter and has not yet been switched, a first node remains at... | 02/02/2010 |
| 7633827 | Semiconductor memory device, operational processing device and storage system A thin film magnetic memory includes a size-variable Read Only Memory (ROM) region and a size-variable Random Access Memory (RAM) coupled to different ports for parallel access to the ports, respectively. A memory system allowing fast and efficient data transfer can... | 12/15/2009 |
| 7616476 | Thin film magnetic memory device suitable for drive by battery After a digit line is charged to a power supply voltage by turn-on of a first switching element, the first switching element is turned off and a second switching element is turned on, whereby the digit line is connected to a ground voltage. Similarly, in order to fe... | 11/10/2009 |
| 7576677 | Pipeline A/D converter converting analog signal to digital signal A first stage of a pipeline A/D converter is configured to output a sub analog signal at a level within a predetermined output voltage range even if a level of an input analog signal exceeds a predetermined input voltage range. Therefore, as compared with an example... | 08/18/2009 |
| 7570525 | Semiconductor memory device with adjustable selected work line potential under low voltage condition A level shift element adjusting a voltage level at the time of selection of a word line according to fluctuations in threshold voltage of a memory cell transistor is arranged for each word line. This level shift element lowers a driver power supply voltage, and tran... | 08/04/2009 |
| 7555635 | Data processing device A data processing device has an instruction decoder (1), a control logic unit (3), and ALU (4). The instruction decoder (1) decodes instruction codes of an arithmetic instruction. The control logic unit (3) detects the effective da... | 06/30/2009 |
| 7515639 | Asynchronous data transmitting apparatus An asynchronous data transmitting apparatus includes data signal transmission lines; two control transmission lines having a minimum delay and maximum delay respectively; a transmitter; and a receiver. The transmitter includes a data transmitting unit that transmits... | 04/07/2009 |
| 7512920 | Method and program for designing semiconductor integrated circuits, and semiconductor integrated circuit designing apparatus Two paths (arrival and required paths) as a target of analysis are united into a single path, and an on-chip random variation component σr about a plurality of nodes of the single path is calculated. Next, an on-chip variation component σchip is calculated on the ... | 03/31/2009 |
| 7508706 | Nonvolatile semiconductor memory device provided with data register for temporarily holding data in memory array A precharge signal generation circuit outputs a precharge signal including a pulse every access cycle with respect to a data register in a first mode, and generates a precharge signal by masking the signal including the pulse every access cycle with respect to the d... | 03/24/2009 |
| 7505352 | Parallel operational processing device In a parallel operational processing device having an operational processing unit arranged between memory blocks each having a plurality of memory cells arranged in rows and columns, the respective columns of each memory block are alternately connected to the operat... | 03/17/2009 |
| 7490271 | Semiconductor device mounting chip having tracing function A trace chip monitors a signal between a target logic chip having a data processing circuit mounted thereon and a memory chip having a memory storing data to be used by the target logic chip mounted therein, and traces an operation of the target logic chip. As the t... | 02/10/2009 |
| 7487338 | Data processor for modifying and executing operation of instruction code according to the indication of other instruction code A MOD_SAT instruction indicating that a 16 bit saturation is to be carried out with respect to the operation of one of instructions executed in parallel is placed in the left container and an ADD instruction is placed in the right container. When the instruction dec... | 02/03/2009 |
| 7486556 | Semiconductor memory A semiconductor memory is achieved which allows a reduction in the area of a memory array block without reducing the gate widths of floating gates. A plurality of select gates extend in straight lines in the X direction. Between the upper- and lower-side select gate... | 02/03/2009 |
| 7486547 | Semiconductor integrated circuit device and magnetic memory device capable of maintaining data integrity Magnetic memory devices integrated together with a logic circuit on a common semiconductor chip are arranged to have layouts mirror-symmetrical (mirror inversion) with respect to an axis parallel to a magnetization-hard axis of a magneto-resistance element of a magn... | 02/03/2009 |
| 7483593 | Image data enlarging/reducing apparatus enlarging/reducing image data by direct memory access transfer When a line number counted by a line number counting unit corresponds to a prescribed line number, a transfer source address generating unit adds an offset address set in an offset address setting unit to respective transfer source addresses to output as addresses t... | 01/27/2009 |
| 7480200 | Semiconductor memory device suitable for mounting on portable terminal A trigger producing circuit provides a trigger signal. A delay circuit receives the trigger signal, and provides a delay signal produced by delaying the trigger signal. A clock counter receives clocks, counts the received clocks for a period from reception of the tr... | 01/20/2009 |
| 7479825 | Clock forming method for semiconductor integrated circuit and program product for the method Regions G1 to G8 each including a predetermined number of flip-flops (FF) are divided into two groups. This dividing is performed so that the number of data connection channels intersected by a boundary is minimized. In the case of intersection of two ... | 01/20/2009 |
| 7479820 | Semiconductor device including detector circuit capable of performing high-speed operation A detector circuit and a negative voltage generating circuit capable of performing high-speed operation are provided. A negative voltage generating circuit includes a charge pump circuit, a first voltage divider circuit that makes a voltage division between an outpu... | 01/20/2009 |
| 7473293 | Processor for executing instructions containing either single operation or packed plurality of operations dependent upon instruction status indicator A conversion table converts a packed instruction (pre-conversion code) contained in the instruction code fetched from an instruction memory into a plurality of instruction codes (converted codes). An instruction decoder decodes the plurality of the instruction codes... | 01/06/2009 |
| 7463501 | Semiconductor memory device A CAM (Content Addressable Memory) cell includes first and second data storage portions storing data, horizontal port write gates for storing data applied through a match line pair in the data storage portions in a data write through a horizontal port, and search/re... | 12/09/2008 |
| 7463309 | Data slicer for generating a reference voltage A data slicer of the present invention comprises a reference voltage generation circuit and a comparator. The reference voltage generation circuit comprises a plurality of capacitances which area connected in parallel to one another, holding electrical charges on th... | 12/09/2008 |
| 7459983 | Temperature detecting semiconductor device There is provided a technique which is capable of detecting a temperature of a semiconductor device with high precision. A temperature detection circuit detecting a temperature of a semiconductor device includes a first short-cycle oscillator generating a first cloc... | 12/02/2008 |
| 7457996 | Semiconductor integrated circuit capable of testing with small scale circuit configuration In a test mode, a comparator compares for each column a value of data read from each memory cell connected to an activated word line with an expected value to be read from each memory cell. An error register holds error data based on a comparison result by a compara... | 11/25/2008 |
| 7456680 | Internal voltage generating circuit and semiconductor integrated circuit device A voltage for reference at a voltage level higher than a target value is produced from a constant current provided from a constant current generating circuit, and is subjected to resistance division by a resistance division circuit to produce a reference voltage at ... | 11/25/2008 |
| 7441169 | Semiconductor integrated circuit with test circuit A semiconductor integrated circuit has a scan path that includes, between the output of the first logic section and the input of the functional block, a parallel path and a serial shift path for serially transferring data, and that includes first selectors for conne... | 10/21/2008 |
| 7432740 | Level conversion circuit for converting voltage amplitude of signal In a level conversion circuit, two P channel MOS transistors form a current mirror circuit. When an input signal rises from the “L” level to the “H” level, an N channel MOS transistor connected to a drain of one P channel MOS transistor is brought out of con... | 10/07/2008 |
| 7430149 | Semiconductor device There is provided a semiconductor device supplied with internal power generated by an internal power generation circuit to perform a stable operation and, also, suppress power consumption. A control circuit, a row/column decoder and a sense amplifier are driven by a... | 09/30/2008 |