Bizarre Patents
Reward Candy Dispenser for Personal Computers
A personal computer peripheral, battery powered reward candy dispenser which immediately presents students with a single candy for each problem completed correctly.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6760879 | System and method of turbo decoding Methods and architectures for turbo decoding are presented. The methods are such that low energy consumption is obtained with reduced memory requirements. Moreover the methods show improved performance with respect to latency. ... | 07/06/2004 |
| 6756584 | Probe tip and method of manufacturing probe tips by peel-off A full metal probe and a method of making the metal probe for electrical atomic force microscopy. In one embodiment, the method comprises manufacturing the full metal probe using two lithography steps. The step of etching thin membranes is dropped or eliminated to s... | 06/29/2004 |
| 6740542 | Method for producing micromachined devices and devices obtained thereof The present invention is related to a method for producing micromachined devices for use in Microelectromechanical Systems (MEMS), comprising the steps of providing a crystalline wafer, and processing from said wafer at least one micromachined device comprising at l... | 05/25/2004 |
| 6728279 | Widely wavelength tunable integrated semiconductor device and method for widely tuning semiconductor devices Alternative laser structures, which have potentially the same tuning performance as (S)SG-DBR and GCSR lasers, and a fabrication process which is similar to that of the (S)SG-DBR laser, are presented. The advantage of these structures is that the output power does n... | 04/27/2004 |
| 6720245 | Method of fabrication and device for electromagnetic-shielding structures in a damascene-based interconnect scheme A shielded interconnect and a method of manufacturing a shielded interconnect implemented in a damascene back-end-of-line technology to form electromagnetically shielded interconnects. The standard metallization of the damascene technology is used as a core layer in... | 04/13/2004 |
| 6711813 | Method for fabricating a thin film build-up structure on a sequentially laminated printed circuit board base Method and apparatus of fabricating a core laminate Printed Circuit Board structure with highly planar external surfaces is provided. A pre-formed flat material including a first resinous sub-material and a second carrier sub-material is used to planarize external s... | 03/30/2004 |
| 6707110 | Layout configurable electrostatic discharge device for integrated circuits Electrostatic discharge protection device comprising a first highly p-doped region with a base contact, a first highly n-doped region with a collector contact, a second highly n-doped region with an emitter contact and located between the first highly p-doped region... | 03/16/2004 |
| 6681069 | Semiconductor optical component utilizing leaky structures to match the mode of rib waveguides to that of the fiber A waveguide component has a slab waveguide, a rib waveguide, and a mode transition section where the rib waveguide and the slab waveguide are adjacent, and where the rib waveguide is tapered, to provide optical coupling, and lateral confinement rib wavegu... | 01/20/2004 |
| 6676765 | Method of removing particles and a liquid from a surface of substrate The present invention is related to a method of removing particles and a liquid from a surface of a substrate using at least one rotating cleaning pad. The approach, according to the present invention, is a technique wherein a sharp liquid-vapor boundary ... | 01/13/2004 |
| 6663915 | Method for copper plating deposition The present invention describes a method for copper deposition on a substrate having a barrier layer wherein a substrate (2) and an activator (1) are immersed in a copper plating bath in order to contact each other for a predetermined period.... | 12/16/2003 |
| 6665849 | Method and apparatus for simulating physical fields In order to design on-chip interconnect structures in a flexible way, a CAD approach is advocated in three dimensions, describing high frequency effects such as current redistribution due to the skin-effect or eddy currents and the occurrence of slow-wave... | 12/16/2003 |
| 6662631 | Method and apparatus for characterization of porous films A method and apparatus for evaluation of films, such as low-k thin films with nano-scale pores, are provided. The evaluation may include characterization of the pore structure, the characterization results in determining pore sizes, hence obtaining pore s... | 12/16/2003 |
| 6643117 | Ferro-electric capacitor and method of fabrication of the ferro-electric capacitor A ferro-electric capacitor comprising a first electrode comprising at least a layer of a conductive oxide having at least two sub-layers of individual grains, wherein individual grains of a top sub-layer of the two sub-layers are oriented randomly. The ca... | 11/04/2003 |
| 6592676 | Chemical solution and method for reducing the metal contamination on the surface of a semiconductor substrate The present invention is related to a method for reducing the metal contamination on a surface of a semiconductor substrate wherein said substrate is submitted to a wet cleaning or rinsing process in a solution capable of oxidising said surface and contai... | 07/15/2003 |
| 6591284 | Method for performing a fast transform The power consumption, memory allocation, and CPU time used in a signal processor executing a fast transform can be optimized by using a particular method of scheduling the calculations. The transform typically is used to transform a first m-dimensional i... | 07/08/2003 |
| 6496028 | Method and apparatus for testing electronic devices Test circuitry and test methods performing supply current measurement is presented. The test circuitry can be but is not limited to be on-chip. The supply current, also denoted test current, can be transient. The test circuitry and methods do not cause ad... | 12/17/2002 |
| 6495453 | Method for improving the quality of a metal layer deposited from a plating bath The present invention is related to a method for depositing a metal-containing film from a metal plating bath, comprising the steps of subsequently depositing a metal-containing layer from a metal plating bath followed by a heating step and/or a vacuum st... | 12/17/2002 |
| 6441633 | High resolution (quiescent) supply current system (IDD monitor) A system for the measurement of a supply current of an electronic circuit is disclosed. The system includes: a first part for applying and controlling at least one voltage and one current on the circuit; a second part being fed by an input voltage and del... | 08/27/2002 |
| 6435008 | Apparatus and method for determining porosity The present invention is related to an apparatus and a non-destructive method for determining the porosity of an element, particularly a thin film, formed on a substrate, said substrate being positioned in a pressurized chamber, said chamber being at a pr... | 08/20/2002 |
| 6278410 | Wide frequency band planar antenna The present invention provides a planar antenna having a first, outer planar conductive element and a second planar conductive element located in a hole in the outer element. At least 75% of the boundary between the hole and the first outer planar conduct... | 08/21/2001 |
| 6255227 | Etching process of CoSi2 layers The present invention relates to methods for controlling the etching rate of CoSi2 layers by adjusting the pH of an HF-based solution to obtain the desired etch rate. The pH of the HF-based solution may be adjusted by adding pH modifying chemic... | 07/03/2001 |
| 6243293 | Contacted cell array configuration for erasable and programmable semiconductor memories A contacted array of programmable and erasable semiconductor memory devices. Each of the memory devices has a split gate structure, including a source region, a drain region, a channel extending between the source and drain regions, a floating gate extend... | 06/05/2001 |
| 6233540 | Design environment and a method for generating an implementable description of a digital system The present invention is a design apparatus compiled on a computer environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description ... | 05/15/2001 |
| 6153018 | Metal rinsing process with controlled metal microcorrosion reduction Process for rinsing a metallized substrate subject to metal microcorrosion using an acidic aqueous rinsing solution wherein the rinsing solution comprises at least one strong inorganic acid in an amount enough to reduce the alkalinity of the rinse solutio... | 11/28/2000 |
